CN104252079B - A kind of array base palte and its driving method, display panel, display device - Google Patents
A kind of array base palte and its driving method, display panel, display device Download PDFInfo
- Publication number
- CN104252079B CN104252079B CN201410510675.0A CN201410510675A CN104252079B CN 104252079 B CN104252079 B CN 104252079B CN 201410510675 A CN201410510675 A CN 201410510675A CN 104252079 B CN104252079 B CN 104252079B
- Authority
- CN
- China
- Prior art keywords
- grid
- drive circuit
- circuit
- drive signal
- array base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention discloses a kind of array base palte and its driving method, display panel, display device, when realizing point upset, to reduce the power consumption of source electrode driven integrated circuit.All raster data model sub-circuit cascade Connection composition first grid drive circuits being connected with odd-numbered line gate line in the array base palte；All raster data model sub-circuit cascade Connection composition second grid drive circuits being connected with even number line gate line；Within half of display cycle that a two field picture is shown, odd-numbered line gate line receives the gate drive signal of first grid drive circuit output, and each data wire receives the first source drive signal of source electrode driven integrated circuit output；Within another half of display cycle that a two field picture is shown, even number line gate line receives the gate drive signal of second grid drive circuit output, and each data wire receives the second source drive signal of source electrode driven integrated circuit output；The opposite polarity of first source drive signal and the second source drive signal.
Description
Technical field
The present invention relates to display technology field, more particularly to it is a kind of array base palte and its driving method, display panel, aobvious
Showing device.
Background technology
Prior art LCDs (Liquid Crystal Display, LCD) is dispersed with multiple films including one
The array base palte of transistor (Thin Film Transistor, TFT), the corresponding connection one of TFT drain electrode on array base palte
Individual pixel (pixel) electrode, TFT source electrode correspondingly connect a data (Data) line, TFT grid one grid of corresponding connection
(Gate) line.Array base palte row driving (Gate Driver On Array, GOA) technology is using as the thin of gate switch circuit
Film transistor is integrated on array base palte, so as to save grid-driving integrated circuit part.In array base palte, per a line Gate lines
One GOA circuit of corresponding connection, under the control of time schedule controller, the grid for the TFT that the control of GOA circuits is connected with Gate lines
Be turned on and off, when TFT grid is opened, source electrode drive circuit (Source Driver IC) driving Data lines output phase
The drive signal answered.
The structural representation of prior art array base palte is as shown in figure 1, corresponding per a line Gate lines connect a GOA electricity
Road, by being triggered successively between each GOA circuits to control the switch of every one-row pixels, such as：The GOA of the first row Gate lines connection
The input connection for the GOA circuits GOA2 that circuit GOA1 output end is connected with the second row Gate lines, the connection of the second row Gate lines
GOA circuits GOA2 the GOA circuits GOA3 that is connected with the third line Gate lines of output end input connection, the third line Gate lines
The input connection for the GOA circuits GOA4 that the GOA circuits GOA3 of connection output end is connected with fourth line Gate lines, i.e. GOA electricity
Gate lines in the array substrate of road are driven line by line.When to realize upset (dot inversion), the input of Data lines
Signal constantly to carry out the conversion of positive-negative polarity, i.e., under same image often after a Gate line sweep time, often
The polarity of the contained drive signal of bar Data lines will be overturn once, such as in order to realize a upset, it is assumed that the first row first row
Pixel on data-signal polarity for just, the polarity of data-signal will be negative corresponding to the pixel of the second row first row,
Therefore when GOA circuits switch to drive the Gate lines of the second row from the Gate lines of driving the first row, the pole on first Data line
Property will be from being just changed into negative.The conversion that the signal of this Data lines input constantly carries out positive-negative polarity can consume substantial amounts of energy
Amount, and easily raise the temperature of source electrode driven integrated circuit on liquid crystal display panel.
In order to solve the above problems, prior art uses a kind of new array base-plate structure, as shown in Fig. 2 G1, G2, G3
Represent first Gate line, Article 2 Gate lines, Article 3 Gate lines and the driving letter of Article 4 Gate lines input respectively with G4
Number, under this configuration, the signal of Data lines input need not carry out the conversion of positive-negative polarity, i.e., the mistake shown in a two field picture
The polarity of the signal of Cheng Zhong, Data line input is changeless, if the polarity of the Data1 signals inputted is just, Data2 inputs
The polarity of signal be negative, for the polarity of the signal of Data3 inputs for just, the polarity of the signal of Data4 inputs is negative.Due to this
Structure needs for TFT to be produced in the both sides of a row pixel electrode, therefore the cost of manufacture during actual fabrication is larger,
Technique is more complicated.
For double-gate structure, in order to reduce the power consumption of source electrode driven integrated circuit, i.e., the signal of Data lines input is positive and negative
Polarity does not change, using the dot structure shown in Fig. 3, when Gate lines are using the progressive scan mode described in Fig. 1 and Fig. 2
When, identical with the polarity of the two neighboring pixel cell of a line, i.e., the pixel in the point upset that such case is realized is with two phases
Adjacent pixel is overturn, it is impossible to realizes point upset as in Figure 1 and Figure 2.
In summary, the conversion that the signal that prior art is inputted by Data lines constantly carries out positive-negative polarity realizes that point turns over
When turning, the power consumption of source electrode driven integrated circuit can be caused excessive, cause the temperature of its interior integrated circuit to raise；Pass through new array
When the structure of substrate realizes point upset, production cost is higher, and technique is more complicated.
The content of the invention
The embodiments of the invention provide a kind of array base palte and its driving method, display panel, display device, in reality
During now point upset, the power consumption of source electrode driven integrated circuit is reduced.
A kind of array base palte provided in an embodiment of the present invention, include the pixel cell of some arrays arrangement, wherein,
Each odd-numbered line gate line one raster data model sub-circuit of corresponding connection, it is all to be connected with odd-numbered line gate line
Raster data model sub-circuit cascade Connection forms first grid drive circuit；
Each even number line gate line one raster data model sub-circuit of corresponding connection, it is all to be connected with even number line gate line
Raster data model sub-circuit cascade Connection forms second grid drive circuit；
Within half of display cycle that a two field picture is shown, it is defeated that odd-numbered line gate line receives the first grid drive circuit
The gate drive signal gone out, the first source drive signal of each data wire reception source electrode driven integrated circuit output, adjacent two
The opposite polarity for the first source drive signal that data line receives；
Within another half of display cycle that a two field picture is shown, even number line gate line receives the second grid drive circuit
The gate drive signal of output, each data wire receives the second source drive signal of source electrode driven integrated circuit output, adjacent
The opposite polarity for the second source drive signal that two data lines receive；
Wherein, the opposite polarity of the first source drive signal and the second source drive signal.
By array base palte provided in an embodiment of the present invention, due in half of display cycle being shown in a two field picture, odd number
Row gate line receives the gate drive signal of the first grid drive circuit output, and each data wire receives source drive and integrated
First source drive signal of circuit output, within another half of display cycle that a two field picture is shown, even number line gate line receives
The gate drive signal of second grid drive circuit output, each data wire receive the of source electrode driven integrated circuit output
Two source drive signals, and the opposite polarity of the first source drive signal and the second source drive signal, therefore, in the two field picture
The point upset of pixel can be realized during display, while the polarity of the source drive signal of source electrode driven integrated circuit output need not
Constantly change, need to only change within half of display cycle once, source can be reduced while point upset is realized
The power consumption of pole drive integrated circult, while also without increase production cost.
It is preferred that the first grid drive circuit is located at the same of array base palte with the second grid drive circuit
Side；Or
The first grid drive circuit is located at the heteropleural of array base palte with the second grid drive circuit respectively.
So, more facilitated during actual fabrication by such design, be simple.
It is used to trigger first grid drive circuit or second grid drive circuit output the raster data model letter it is preferred that working as
Number scanning trigger signal be one when,
Concatenated in order of the first grid drive circuit according to gate line corresponding to array base palte from top to bottom, described
Concatenated in order of two gate driving circuits according to gate line corresponding to array base palte from top to bottom, or, first grid driving
Concatenated in order of the circuit according to gate line corresponding to array base palte from top to bottom, the second grid drive circuit is according to array base
The concatenated in order of gate line corresponding to plate from top to bottom, for triggering the first grid drive circuit output gate drive signal
Scanning trigger signal be connected with the first order raster data model sub-circuit of the first grid drive circuit, the first grid drives
The afterbody raster data model sub-circuit of dynamic circuit connects with the first order raster data model sub-circuit of the second grid drive circuit
Connect；Or,
Concatenated in order of the second grid drive circuit according to gate line corresponding to array base palte from top to bottom, described
Concatenated in order of one gate driving circuit according to gate line corresponding to array base palte from top to bottom, or, second grid driving
Concatenated in order of the circuit according to gate line corresponding to array base palte from top to bottom, the first grid drive circuit is according to array base
The concatenated in order of gate line corresponding to plate from top to bottom, for triggering the second grid drive circuit output gate drive signal
Scanning trigger signal be connected with the first order raster data model sub-circuit of the second grid drive circuit, the second grid drives
The afterbody raster data model sub-circuit of dynamic circuit connects with the first order raster data model sub-circuit of the first grid drive circuit
Connect；
When for triggering sweeping for first grid drive circuit or second grid drive circuit the output gate drive signal
Retouch trigger signal for two when,
Order of the first grid drive circuit according to gate line corresponding to array base palte from top to bottom or from top to bottom
Cascade, for the scanning trigger signal for triggering the first grid drive circuit output gate drive signal and the first grid
The first order raster data model sub-circuit connection of drive circuit；
Order of the second grid drive circuit according to gate line corresponding to array base palte from top to bottom or from top to bottom
Cascade, for the scanning trigger signal for triggering the second grid drive circuit output gate drive signal and the second grid
The first order raster data model sub-circuit connection of drive circuit.
So, first grid drive circuit and second grid drive circuit are by annexation above, in real work
In it is more convenient, simple.
The embodiment of the present invention additionally provides a kind of display panel, and the display panel includes above-mentioned array base palte.
Because display panel provided in an embodiment of the present invention includes above-mentioned array base palte, therefore the power consumption of the display panel
It can equally reduce.
The embodiment of the present invention additionally provides a kind of display device, and the device includes above-mentioned display panel.
Because display device provided in an embodiment of the present invention includes above-mentioned display panel, therefore the power consumption of the display device
It can equally reduce.
The embodiment of the present invention additionally provides a kind of driving method of above-mentioned array base palte, and methods described includes：
Within half of display cycle that a two field picture is shown, first grid drive circuit exports gate drive signal to odd number
Row gate line, source electrode driven integrated circuit exports the first source drive signal to each data line, and exports to adjacent two
The opposite polarity of the first source drive signal of data wire；
Within another half of display cycle that a two field picture is shown, second grid drive circuit exports gate drive signal to even
Several rows of gate lines, source electrode driven integrated circuit exports the second source drive signal to each data line, and exports to adjacent two
The opposite polarity of the second source drive signal of data line；
Wherein, the opposite polarity of the first source drive signal and the second source drive signal.
The driving method of above-mentioned array base palte provided by the present invention, because source electrode driven integrated circuit exports in this method
The polarity of source drive signal need not constantly change, need to only change within half of display cycle once, Neng Gou
While realizing point upset, the power consumption of source electrode driven integrated circuit is reduced.
It is preferred that Sequential output grid of the first grid drive circuit according to gate line in array base palte from top to bottom
Drive signal gives corresponding gate line, or, the Sequential output gate drive signal according to gate line in array base palte from top to bottom
To corresponding gate line；
The second grid drive circuit is believed according to the Sequential output raster data model of gate line in array base palte from top to bottom
Number to corresponding gate line, or, according to the Sequential output gate drive signal of gate line in array base palte from top to bottom to corresponding
Gate line.
So, it is more convenient during actual scanning, simple by this scan method.
It is preferred that the polarity of the first source drive signal is just, the polarity of the second source drive signal is negative；
Or, the polarity of the first source drive signal is negative, the polarity of the second source drive signal is just.
So, as long as the polarity of the first source drive signal and the opposite polarity of the second source drive signal, you can convenient
Realization point upset.
Brief description of the drawings
Fig. 1 is the structural representation of prior art array base palte；
Fig. 2 is the schematic diagram of prior art another kind array base palte；
Fig. 3 is the schematic diagram of the array base palte of prior art double-gate structure；
Fig. 4 is a kind of structural representation of array base palte provided in an embodiment of the present invention；
Fig. 5 is the structural representation of another array base palte provided in an embodiment of the present invention；
Fig. 6 (a) and Fig. 6 (b) is the connection of the gate driving circuit in a kind of array base palte provided in an embodiment of the present invention
Relation schematic diagram；
Fig. 7 is that the annexation of another gate driving circuit in a kind of array base palte provided in an embodiment of the present invention is shown
It is intended to；
Fig. 8 is the schematic diagram of the array base palte of double-gate structure provided in an embodiment of the present invention；
Fig. 9 is a kind of driving method flow chart of array base palte provided in an embodiment of the present invention.
Embodiment
The embodiments of the invention provide a kind of array base palte and its driving method, display panel, display device, in reality
During now point upset, the power consumption of source electrode driven integrated circuit is reduced.
The array base palte and its driving method of specific embodiment of the invention offer are provided below in conjunction with the accompanying drawings.
As shown in figure 4, the specific embodiment of the invention provides a kind of array base palte, include the pixel list of some arrays arrangement
Member 40, a plurality of data lines being connected with source electrode driven integrated circuit, such as Data1, Data2, Data3, Data n and and grid
The a plurality of gate line of drive circuit connection, such as Gate1, Gate2, Gate3 and Gate4,
Each odd-numbered line gate line one raster data model sub-circuit of corresponding connection, as the first row gate lines G ate1 is corresponding
Raster data model sub-circuit 410 is connected, the third line gate lines G ate3 correspondingly connects raster data model sub-circuit 411, all and odd-numbered line
The raster data model sub-circuit cascade Connection composition first grid drive circuit 41 of gate line connection；
Each even number line gate line one raster data model sub-circuit of corresponding connection, such as the second row gate lines G ate2 are corresponding
Raster data model sub-circuit 420 is connected, fourth line gate lines G ate4 correspondingly connects raster data model sub-circuit 421, all and even number line
The raster data model sub-circuit cascade Connection composition second grid drive circuit 42 of gate line connection；
Within half of display cycle that a two field picture is shown, odd-numbered line gate line receives first grid drive circuit 41 and exported
Gate drive signal, each data wire receives the first source drive signal of source electrode driven integrated circuit output；In a frame figure
In another half of display cycle as shown in, even number line gate line receives the raster data model letter of the output of second grid drive circuit 42
Number, each data wire receives the second source drive signal of source electrode driven integrated circuit output, wherein, the first source drive signal
With the opposite polarity of the second source drive signal.
When same two field picture is shown, the source drive signal for the source electrode driven integrated circuit output that each data wire receives
Opposite polarity within half of display cycle, the source drive for the source electrode driven integrated circuit output that adjacent two data line receives
The opposite polarity of signal.Specifically, if within half of display cycle that a two field picture is shown, the source drive collection of Data1 receptions
Into circuit output source drive signal polarity for just, then within another half of display cycle, source drive collection that Data1 is received
Polarity into the source drive signal of circuit output is negative；If within half of display cycle that a two field picture is shown, Data1 is received
The polarity of source drive signal of source electrode driven integrated circuit output be negative, then within another half of display cycle, Data1 receptions
Source electrode driven integrated circuit output source drive signal polarity for just.For two adjacent data lines, such as Data1 and
Data2, in the whole cycle that a two field picture is shown, the pole of the source drive signal of the source electrode driven integrated circuit output of reception
Property is opposite.
Specifically, for the array base palte of gate driving circuit single side scan, first grid drive circuit 41 and second gate
Pole drive circuit 42 is located at the same side of array base palte, certainly, in actual applications can also be by first grid drive circuit 41
The heteropleural of array base palte is respectively arranged at second grid drive circuit 42, as shown in figure 5, the specific embodiment of the invention is not right
The particular location that first grid drive circuit 41 is set with second grid drive circuit 42 is defined.
The level of each raster data model sub-circuit in first grid drive circuit and second grid drive circuit is described in detail below
Connection order.
When the scanning for triggering first grid drive circuit or second grid drive circuit output gate drive signal is touched
Signal for one when, the waterfall sequence of each raster data model sub-circuit in first grid drive circuit and second grid drive circuit
As shown in Fig. 6 (a) and 6 (b).
Specifically, as shown in Fig. 6 (a), the specific embodiment of the invention when image is shown, press by first grid drive circuit 41
According to the concatenated in order of gate line corresponding to array base palte from top to bottom, i.e.,：The first order grid of first grid drive circuit 41 drives
The output end of mover circuit 610 is connected with the input of the second level raster data model sub-circuit 611 of first grid drive circuit 41,
Concatenated in order of the second grid drive circuit 42 according to gate line corresponding to array base palte from top to bottom, i.e.,：With gate lines G ate
The raster data model sub-circuit of n+1 connections is first order raster data model sub-circuit 620, defeated for triggering first grid drive circuit 41
Go out the scanning trigger signal 61 of gate drive signal and the first order raster data model sub-circuit 610 of first grid drive circuit 41
Input connects, afterbody raster data model sub-circuit 612 and the second grid drive circuit 42 of first grid drive circuit 41
First order raster data model sub-circuit 620 connect.Under this annexation, first grid drive circuit 41 is according to array base palte
The Sequential output gate drive signal of middle gate line from top to bottom gives corresponding gate line, the i.e. forward direction of first grid drive circuit 41
Scanning, as shown in arrow downward in figure, second grid drive circuit 42 is according to from top to bottom suitable of gate line in array base palte
Sequence exports gate drive signal to corresponding gate line, the i.e. reverse scan of second grid drive circuit 42, such as arrow upward in figure
Shown in head.
Certainly, it can also be first grid drive circuit 41 according to grid corresponding to array base palte in the specific embodiment of the invention
The concatenated in order of polar curve from top to bottom, second grid drive circuit 42 is according to from top to bottom suitable of gate line corresponding to array base palte
Sequence cascades, and for triggering, first grid drive circuit 41 exports the scanning trigger signal of gate drive signal and first grid drives
Circuit 41 the first order raster data model sub-circuit connection, the afterbody raster data model sub-circuit of first grid drive circuit 41 with
The first order raster data model sub-circuit connection of second grid drive circuit 42, specific annexation is similar with Fig. 6 (a), at this
Under kind annexation, the reverse scan of first grid drive circuit 41, the forward scan of second grid drive circuit 42.
As shown in Fig. 6 (b), for the specific embodiment of the invention when image is shown, second grid drive circuit 42 is according to array
The concatenated in order of gate line corresponding to substrate from top to bottom, i.e.,：The first order raster data model electricity of second grid drive circuit 42
The output end on road 620 is connected with the input of the second level raster data model sub-circuit 621 of second grid drive circuit 42, the first grid
Concatenated in order of the pole drive circuit 41 according to gate line corresponding to array base palte from top to bottom, i.e.,：It is connected with gate lines G ate n
Raster data model sub-circuit be first order raster data model sub-circuit 610, for trigger second grid drive circuit 42 export grid
The scanning trigger signal 62 of drive signal is connected with the first order raster data model sub-circuit 620 of second grid drive circuit 42, the
The afterbody raster data model sub-circuit 622 of two gate driving circuits 42 drives with the first order grid of first grid drive circuit 41
Mover circuit 610 connects.Under this annexation, second grid drive circuit 42 according to gate line in array base palte on to
Under Sequential output gate drive signal give corresponding gate line, i.e. the forward scan of second grid drive circuit 42, as in figure to
Under arrow shown in, Sequential output raster data model of the first grid drive circuit 41 according to gate line in array base palte from top to bottom
Signal gives corresponding gate line, the i.e. reverse scan of first grid drive circuit 41, as shown in arrow upward in figure.
Certainly, it can also be second grid drive circuit 42 according to grid corresponding to array base palte in the specific embodiment of the invention
The concatenated in order of polar curve from top to bottom, first grid drive circuit 41 is according to from top to bottom suitable of gate line corresponding to array base palte
Sequence cascades, and for triggering, second grid drive circuit 42 exports the scanning trigger signal of gate drive signal and second grid drives
Circuit 42 the first order raster data model sub-circuit connection, the afterbody raster data model sub-circuit of second grid drive circuit 42 with
The first order raster data model sub-circuit connection of first grid drive circuit 41, specific annexation is similar with Fig. 6 (b), at this
Under kind annexation, the forward scan of first grid drive circuit 41, the reverse scan of second grid drive circuit 42.
When the scanning for triggering first grid drive circuit or second grid drive circuit output gate drive signal is touched
Signal for two when, the waterfall sequence of each raster data model sub-circuit in first grid drive circuit and second grid drive circuit
As shown in Figure 7.
Concatenated in order of the first grid drive circuit 41 according to gate line corresponding to array base palte from top to bottom, for triggering
First grid drive circuit 41 exports the scanning trigger signal 61 and the first of first grid drive circuit 41 of gate drive signal
Level raster data model sub-circuit 610 connects.Second grid drive circuit 42 according to gate line corresponding to array base palte from top to bottom
Concatenated in order, the scanning trigger signal 62 and second grid of gate drive signal are exported for triggering second grid drive circuit 42
The first order raster data model sub-circuit 620 of drive circuit 42 connects.Under this annexation, first grid drive circuit 41 is just
To scanning, the forward scan of second grid drive circuit 42.
Certainly, the specific embodiment of the invention can also be first grid drive circuit 41 according to grid corresponding to array base palte
The concatenated in order of line from top to bottom, order of the second grid drive circuit 42 according to gate line corresponding to array base palte from top to bottom
Cascade, specific annexation is similar with Fig. 7, under this annexation, the reverse scan of first grid drive circuit 41, and second
The forward scan of gate driving circuit 42.
The specific embodiment of the invention can also be first grid drive circuit 41 according to gate line corresponding to array base palte from
Under to upper concatenated in order, order levels of the second grid drive circuit 42 according to gate line corresponding to array base palte from top to bottom
Connection, specific annexation is similar with Fig. 7, under this annexation, the reverse scan of first grid drive circuit 41, and second gate
The reverse scan of pole drive circuit 42.
The specific embodiment of the invention can also be first grid drive circuit 41 according to gate line corresponding to array base palte from
The concatenated in order of top to bottm, order levels of the second grid drive circuit 42 according to gate line corresponding to array base palte from top to bottom
Connection, specific annexation is similar with Fig. 7, under this annexation, the forward scan of first grid drive circuit 41, and second gate
The reverse scan of pole drive circuit 42.
For double-gate structure, the first grid drive circuit 41 and second grid provided using the specific embodiment of the invention is driven
The type of drive of dynamic circuit 42 is scanned, as shown in figure 8, the pixel relative to prior art when overturning is with two
The situation that adjacent pixel is overturn, the specific embodiment of the invention can realize the upset of single pixel point.
As shown in figure 9, the specific embodiment of the invention additionally provides a kind of driving method of array base palte, this method includes：
S901, within half of display cycle that a two field picture is shown, first grid drive circuit output gate drive signal
Odd-numbered line gate line is given, source electrode driven integrated circuit exports the first source drive signal to each data line, and exports to phase
The opposite polarity of the first source drive signal of adjacent two data lines；
S902, within another half of display cycle that a two field picture is shown, second grid drive circuit output raster data model letter
Number give even number line gate line, source electrode driven integrated circuit exports the second source drive signal to each data line, and export to
The opposite polarity of the second source drive signal of adjacent two data line；
Wherein, the opposite polarity of the first source drive signal and the second source drive signal.
In summary, when the present invention is embodied in two field picture display, by the raster data model sub-circuit of odd-numbered line according to
Secondary triggering, the raster data model sub-circuit of even number line trigger successively.So, the odd number within half of display cycle that a two field picture is shown
Capable pixel is opened and charged, it is of course also possible to be that the pixel of even number line is opened and charged, at this moment same data
Line can input the signal of same polarity；The pixel of even number line is opened and gone forward side by side within another half of display cycle that a two field picture is shown
Row charging, it is of course also possible to be that the pixel of odd-numbered line is opened and charged, at this moment same data line can input same pole
Property signal, i.e., the whole display cycle shown in a two field picture, the polarity of the signal of same data line input only needs to become
Change once, then can realize a picture display effect for upset, can so reduce the power consumption of source electrode driven integrated circuit.
Obviously, those skilled in the art can carry out the essence of various changes and modification without departing from the present invention to the present invention
God and scope.So, if these modifications and variations of the present invention belong to the scope of the claims in the present invention and its equivalent technologies
Within, then the present invention is also intended to comprising including these changes and modification.
Claims (7)
1. a kind of array base palte, include the pixel cell of some arrays arrangement, it is characterised in that
Each odd-numbered line gate line one raster data model sub-circuit of corresponding connection, all grids being connected with odd-numbered line gate line
Drive sub-circuits cascade Connection forms first grid drive circuit；
Each even number line gate line one raster data model sub-circuit of corresponding connection, all grids being connected with even number line gate line
Drive sub-circuits cascade Connection forms second grid drive circuit；
Within half of display cycle that a two field picture is shown, odd-numbered line gate line receives the first grid drive circuit output
Gate drive signal, each data wire receive the first source drive signal of source electrode driven integrated circuit output, adjacent two numbers
The opposite polarity of the first source drive signal received according to line；
Within another half of display cycle that a two field picture is shown, even number line gate line receives the second grid drive circuit output
Gate drive signal, each data wire receives the second source drive signal of source electrode driven integrated circuit output, adjacent two
The opposite polarity for the second source drive signal that data wire receives；
Wherein, the opposite polarity of the first source drive signal and the second source drive signal；
When the scanning for triggering first grid drive circuit or second grid drive circuit the output gate drive signal is touched
Signal for one when,
Concatenated in order of the first grid drive circuit according to gate line corresponding to array base palte from top to bottom, the second gate
Concatenated in order of the pole drive circuit according to gate line corresponding to array base palte from top to bottom, or, the first grid drive circuit
According to the concatenated in order of gate line corresponding to array base palte from top to bottom, the second grid drive circuit is according to array base palte pair
The concatenated in order of the gate line answered from top to bottom, for triggering sweeping for the first grid drive circuit output gate drive signal
Retouch trigger signal to be connected with the first order raster data model sub-circuit of the first grid drive circuit, the first grid driving electricity
The afterbody raster data model sub-circuit on road is connected with the first order raster data model sub-circuit of the second grid drive circuit；
Or,
Concatenated in order of the second grid drive circuit according to gate line corresponding to array base palte from top to bottom, the first grid
Concatenated in order of the pole drive circuit according to gate line corresponding to array base palte from top to bottom, or, the second grid drive circuit
According to the concatenated in order of gate line corresponding to array base palte from top to bottom, the first grid drive circuit is according to array base palte pair
The concatenated in order of the gate line answered from top to bottom, for triggering sweeping for the second grid drive circuit output gate drive signal
Retouch trigger signal to be connected with the first order raster data model sub-circuit of the second grid drive circuit, the second grid driving electricity
The afterbody raster data model sub-circuit on road is connected with the first order raster data model sub-circuit of the first grid drive circuit；
When the scanning for triggering first grid drive circuit or second grid drive circuit the output gate drive signal is touched
Signal for two when,
Concatenated in order of the first grid drive circuit according to gate line corresponding to array base palte from top to bottom or from top to bottom,
Scanning trigger signal for triggering the first grid drive circuit output gate drive signal drives with the first grid
The first order raster data model sub-circuit connection of circuit；
Concatenated in order of the second grid drive circuit according to gate line corresponding to array base palte from top to bottom or from top to bottom,
Scanning trigger signal for triggering the second grid drive circuit output gate drive signal drives with the second grid
The first order raster data model sub-circuit connection of circuit.
2. array base palte according to claim 1, it is characterised in that the first grid drive circuit and the second gate
Pole drive circuit is located at the same side of array base palte；Or
The first grid drive circuit is located at the heteropleural of array base palte with the second grid drive circuit respectively.
3. a kind of display panel, it is characterised in that the display panel includes the array base palte described in claim 1 or 2.
4. a kind of display device, it is characterised in that described device includes the display panel described in claim 3.
5. the driving method of the array base palte described in a kind of claim 1 or 2, it is characterised in that methods described includes：
Within half of display cycle that a two field picture is shown, first grid drive circuit exports gate drive signal and gives odd-numbered line grid
Polar curve, source electrode driven integrated circuit exports the first source drive signal to each data line, and exports to adjacent two data
The opposite polarity of the first source drive signal of line；
Within another half of display cycle that a two field picture is shown, second grid drive circuit exports gate drive signal to even number line
Gate line, source electrode driven integrated circuit exports the second source drive signal to each data line, and exports to adjacent two numbers
According to the opposite polarity of the second source drive signal of line；
Wherein, the opposite polarity of the first source drive signal and the second source drive signal.
6. driving method according to claim 5, it is characterised in that
The first grid drive circuit is given according to the Sequential output gate drive signal of gate line in array base palte from top to bottom
Corresponding gate line, or, give corresponding grid according to the Sequential output gate drive signal of gate line in array base palte from top to bottom
Polar curve；
The second grid drive circuit is given according to the Sequential output gate drive signal of gate line in array base palte from top to bottom
Corresponding gate line, or, give corresponding grid according to the Sequential output gate drive signal of gate line in array base palte from top to bottom
Polar curve.
7. according to the method for claim 5, it is characterised in that the polarity of the first source drive signal is described for just
The polarity of second source drive signal is negative；Or, the polarity of the first source drive signal is negative, second source drive
The polarity of signal is just.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410510675.0A CN104252079B (en) | 2014-09-28 | 2014-09-28 | A kind of array base palte and its driving method, display panel, display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410510675.0A CN104252079B (en) | 2014-09-28 | 2014-09-28 | A kind of array base palte and its driving method, display panel, display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104252079A CN104252079A (en) | 2014-12-31 |
| CN104252079B true CN104252079B (en) | 2017-12-26 |
Family
ID=52187119
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410510675.0A Active CN104252079B (en) | 2014-09-28 | 2014-09-28 | A kind of array base palte and its driving method, display panel, display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104252079B (en) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047115B (en) * | 2015-08-10 | 2018-03-27 | 武汉华星光电技术有限公司 | Detect drive circuit, detection drive device and detection method |
| CN105741803A (en) * | 2016-03-28 | 2016-07-06 | 深圳市新奕光电有限公司 | Liquid crystal display drive method and circuit |
| CN105741806A (en) * | 2016-04-18 | 2016-07-06 | 深圳市华星光电技术有限公司 | LCD and driving method thereof |
| CN105788549A (en) * | 2016-04-22 | 2016-07-20 | 昆山龙腾光电有限公司 | Pixel driving structure, driving method and display device |
| CN106023948B (en) | 2016-08-10 | 2019-08-06 | 武汉华星光电技术有限公司 | Liquid crystal display panel and liquid crystal display device |
| US10121443B2 (en) * | 2017-02-13 | 2018-11-06 | Innolux Corporation | Display panel and display device |
| CN106847216B (en) * | 2017-03-02 | 2020-01-07 | 昆山龙腾光电有限公司 | Display device and display driving method |
| CN106952607B (en) * | 2017-05-25 | 2020-04-17 | 京东方科技集团股份有限公司 | Display substrate, display panel and display device |
| US10580509B2 (en) | 2017-09-26 | 2020-03-03 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd | Array substrate, display panel and display device |
| CN107505792B (en) * | 2017-09-26 | 2020-12-25 | 深圳市华星光电半导体显示技术有限公司 | Array substrate, display panel and display device |
| CN113741105B (en) * | 2020-05-29 | 2022-11-25 | 京东方科技集团股份有限公司 | Array substrate, driving method thereof and display device |
| CN114495800B (en) * | 2022-03-07 | 2023-12-26 | 北京京东方显示技术有限公司 | Display panel driving method and display device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101154357A (en) * | 2006-09-28 | 2008-04-02 | 胜华科技股份有限公司 | Driving method for scanning line |
| CN101261801A (en) * | 2007-03-09 | 2008-09-10 | 株式会社瑞萨科技 | Driving circuit for displaying |
| CN103700358A (en) * | 2013-12-31 | 2014-04-02 | 合肥京东方光电科技有限公司 | GIP (Gate In Panel) type LCD (Liquid Crystal Display) device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW525127B (en) * | 2000-05-29 | 2003-03-21 | Hannstar Display Corp | Point inversion active matrix type liquid crystal display having pre-write circuit |
| KR100884996B1 (en) * | 2002-11-11 | 2009-02-20 | 엘지디스플레이 주식회사 | Liquid crystal display panel |
| JP4534743B2 (en) * | 2004-12-14 | 2010-09-01 | セイコーエプソン株式会社 | Electro-optical device and electronic apparatus |
| CN101216649A (en) * | 2008-01-10 | 2008-07-09 | 京东方科技集团股份有限公司 | Crystal display device array substrate and driving method thereof |
| JP5655205B2 (en) * | 2008-03-24 | 2015-01-21 | ソニー株式会社 | Liquid crystal display device and liquid crystal display method, and display control device and display control method |
| KR101192583B1 (en) * | 2010-10-28 | 2012-10-18 | 삼성디스플레이 주식회사 | Liquid crystal display panel, liquid crystal display device and method of driving a liquid crystal display device |
| KR101441395B1 (en) * | 2012-07-05 | 2014-09-17 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method the same |
-
2014
- 2014-09-28 CN CN201410510675.0A patent/CN104252079B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101154357A (en) * | 2006-09-28 | 2008-04-02 | 胜华科技股份有限公司 | Driving method for scanning line |
| CN101261801A (en) * | 2007-03-09 | 2008-09-10 | 株式会社瑞萨科技 | Driving circuit for displaying |
| CN103700358A (en) * | 2013-12-31 | 2014-04-02 | 合肥京东方光电科技有限公司 | GIP (Gate In Panel) type LCD (Liquid Crystal Display) device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104252079A (en) | 2014-12-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104252079B (en) | A kind of array base palte and its driving method, display panel, display device | |
| CN106023935B (en) | Liquid crystal display device and its driving method | |
| CN103558720B (en) | Array substrate, driving method of array substrate, and liquid crystal display | |
| CN104795044B (en) | Drive device, driving method and display device | |
| CN103280201B (en) | Gate drive apparatus and display device | |
| CN104200786A (en) | Array substrate, and drive method, display panel and display device thereof | |
| CN105225652B (en) | A kind of driving method of display device, device and display device | |
| CN101216649A (en) | Crystal display device array substrate and driving method thereof | |
| CN101216650A (en) | Liquid crystal display device array substrate and driving method thereof | |
| CN105182638A (en) | Array substrate, display device and drive method thereof | |
| CN103250202B (en) | Display device and method for powering same | |
| CN101221337A (en) | Array substrate of LCD device and its driving method | |
| CN104317124B (en) | Array base palte, image element driving method and display device | |
| CN101551562B (en) | Liquid crystal display module | |
| CN105047166A (en) | Drive method for liquid crystal display panel and liquid crystal display apparatus | |
| CN102081245A (en) | Liquid crystal display device | |
| CN103943090A (en) | Grid drive circuit and grid drive method | |
| CN101349820B (en) | Data driver and LCD device using the same | |
| CN103235431B (en) | Liquid crystal display panel and driving method thereof | |
| CN105527737A (en) | Liquid crystal display panel and driving method thereof | |
| CN107331363A (en) | A kind of array base palte, its driving method and display device | |
| CN103971657B (en) | Driving method for liquid crystal display panel | |
| CN105609070B (en) | A kind of display device and its driving method | |
| CN102253555B (en) | Pixel structure of blue-phase liquid crystal display | |
| CN103091920B (en) | A kind of array base palte and driving method, display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant |