CN104182183B - A kind of frame data method of reseptance based on frame data serial transmission - Google Patents
A kind of frame data method of reseptance based on frame data serial transmission Download PDFInfo
- Publication number
- CN104182183B CN104182183B CN201410410746.XA CN201410410746A CN104182183B CN 104182183 B CN104182183 B CN 104182183B CN 201410410746 A CN201410410746 A CN 201410410746A CN 104182183 B CN104182183 B CN 104182183B
- Authority
- CN
- China
- Prior art keywords
- data
- fifo
- frame
- frame data
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a kind of frame data method of reseptance based on frame data serial transmission, the method when confirm that data are correct and ID with this node matching when just data in scratch buffer are moved in data id information storage memory bodies, i.e. in data_fifo；The attribute of data_fifo frame data is will move into simultaneously during i.e. frame data length and overflow status are stored to attribute FIFO, that is infor_fifo, after main frame reads data receiver, the read pointer that data_fifo is changed by control register, so as to avoid read error data, while realizing the data receiver under unit frame data amount check random case.
Description
Technical field
The present invention relates to a kind of frame data method of reseptance, and in particular to a kind of frame data based on frame data serial transmission connect
Receiving method.
Background technology
During existing frame data serial transmission, serioparallel exchange just writes direct in memory after terminating, without buffer,
The method for not proposing dual-memory in the data receiver design having pointed out simultaneously, does not propose to carry out the data attribute for receiving yet
Extract and store, so that maloperation is easily produced when user reads data, so as to read out wrong data.Meanwhile, existing set
Meter method is the corresponding multiple memory blocks in an address, and after ED is read, read pointer also would indicate that
The initial address of data, cannot now again read off front frame data, and read pointer is uncontrollable；Data when unit frame data
At random and after many frame data of reception, when user just starts to read the data for receiving, it is out of control that user reads data length to number, it is impossible in fact
Data receiver under existing unit frame data amount check random case.
Content of the invention
It is an object of the invention to overcoming the shortcoming of above-mentioned prior art, there is provided a kind of based on frame data serial transmission
Frame data method of reseptance, the method can avoid read error data, while realizing under unit frame data amount check random case
Data receiver.
For reaching above-mentioned purpose, the frame data method of reseptance based on frame data serial transmission of the present invention includes following
Step：
During serial data decoding is carried out, by serioparallel exchange after frame id information be stored in HEADER registers,
Simultaneously by serioparallel exchange after data Cun Chudao register group TEMP_FIFO in, then carry out CRC check and ID couplings, when CRC schools
Test and ID coupling qualified when, then by data one-time write data_fifo in TEMP_FIFO and HEADER registers, write
Enter and the read-write pointer of TEMP_FIFO is zeroed after terminating, then carry out frame data next time and receive, in ablation process,
The data amount check of dataLen record writes, the information whether OverRun registers record overflows, when data_fifo does not spill over
When, the data amount check information of DataLen record write data_fifo, OverRun records 0；When data_fifo overflows,
DataLen records have been written into the data amount check information of data_fifo, OverRun records 1, at the same by DataLen and
In the data write infor_fifo that OverRun is stored in；
From data_fifo when data are read, infor_fifo first exports the corresponding data being stored in, DataNum to user
The data amount check information of deposit DataLen records, the letter for whether overflowing of LatchOverRun deposit OverRun register records
Breath, user read the information whether frame data of deposit in LatchOverRun overflow, and when user reads 0, represent and read
Frame be correct frame, user then from data_fifo read data；When user reads 1, the frame for reading is represented for overflowing frame,
Step-length, user are redirected according to the read pointer of the data amount check information adjustment Data_fifo of the frame data that deposits in DataNum then
Data are read out again from data_fifo, set BufRelease adjustment data_fifo and infor_fifo after the completion of reading
Read pointer, then carry out the digital independent of next frame.
The TEMP_FIFO is 8 × 8 register groups.
The LatchOverRun is status register.
After the completion of any one frame data read, the read pointer of infor_fifo redirects step-length and adds 1.
User reads the data in Data_fifo using window regulative mode, and the window regulative mode is according to per frame
Data have DataNum to record, and the data in realizing user to data_fifo using address remapped method for designing are read
Take.
If the number per frame data is N to the maximum, a corresponding address A per frame datax, wherein in 0≤x≤N-1, Yong Husuo
The address for having frame data be fixed, when user read data when, be provided with base address register in data_fifo controllers
BaseAddr, base address register BaseAddr initial value is 0, and user is to A0-AN-1Read operation is carried out, address remapped is (A0+
BaseAddr)-(AN-1+ BaseAddr), after one frame data of reading terminate, user command BufRelease adjusts BaseAddr.
The invention has the advantages that：
The process of the frame data method of reseptance conducting frame data receiver based on frame data serial transmission of the present invention
In, need to carry out CRC check and ID couplings, when CRC check and qualified ID couplings, then TEMP_FIFO and HEADER is deposited
In data one-time write data_fifo in device, so as to avoid user from reading the data for making mistake, the data of reading are improved
Accuracy.In addition, user can read out frame data and the corresponding number information of the frame data and the information that whether overflows, realize
Whether frame data and number information and the one-to-one relationship of flooding information, user read the process of data from data_fifo
In, when user reads 1, then it represents that the frame of reading is spilling frame, then according to the data of the frame data that deposits in DataNum
The read pointer of number information adjustment Data_fifo redirects step-length, so as to realize the data under unit frame data amount check random case
Receive.
Description of the drawings
Fig. 1 is the schematic diagram in the present invention in CRC check and ID matching process；
Fig. 2 is the schematic diagram of data_fifo adjustment when user reads in the present invention；
Fig. 3 is schematic diagram when user reads in the present invention.
Specific embodiment
Below in conjunction with the accompanying drawings the present invention is described in further detail：
With reference to Fig. 1, the frame data method of reseptance based on frame data serial transmission of the present invention is comprised the following steps：
During serial data decoding is carried out, by serioparallel exchange after frame id information be stored in HEADER registers,
Simultaneously by serioparallel exchange after data Cun Chudao register group TEMP_FIFO in, then carry out CRC check and ID couplings, when CRC schools
Test and ID coupling qualified when, then by data one-time write data_fifo in TEMP_FIFO and HEADER registers, write
Enter and the read-write pointer of TEMP_FIFO is zeroed after terminating, then carry out frame data next time and receive, in ablation process,
The data amount check of dataLen record writes, the information whether OverRun registers record overflows, when data_fifo does not spill over
When, the data amount check information of DataLen record write data_fifo, OverRun records 0；When data_fifo overflows,
DataLen records have been written into the data amount check information of data_fifo, OverRun records 1, at the same by DataLen and
In the data write infor_fifo that OverRun is stored in, wherein, TEMP_FIFO is 8 × 8 register groups.
From data_fifo when data are read, infor_fifo first exports the corresponding data being stored in, DataNum to user
The data amount check information of deposit DataLen records, the letter for whether overflowing of LatchOverRun deposit OverRun register records
Breath, user read the information whether frame data of deposit in LatchOverRun overflow, and when user reads 0, represent and read
Frame be correct frame, user then from data_fifo read data；When user reads 1, the frame for reading is represented for overflowing frame,
Step-length, user are redirected according to the read pointer of the data amount check information adjustment Data_fifo of the frame data that deposits in DataNum then
Data are read out again from data_fifo, set BufRelease adjustment data_fifo and infor_fifo after the completion of reading
Read pointer, then carry out the digital independent of next frame.Specifically, after the completion of the reading of any one frame data, infor_fifo
Read pointer redirect step-length and add 1.User reads the data in Data_fifo, the window regulation side using window regulative mode
Formula is have DataNum to record according to every frame data, in realizing user to data_fifo using address remapped method for designing
Data are read out.In addition, the number for setting every frame data is N to the maximum, a corresponding address A per frame datax, wherein in 0≤x≤
N-1, the address of all frame data of user is fixed, when user reads data, is provided with base in data_fifo controllers
Location register BaseAddr, base address register BaseAddr initial value is 0, and user is to A0-AN-1Carry out read operation, address weight
It is mapped as (A0+BaseAddr)-(AN-1+ BaseAddr), after one frame data of reading terminate, user command BufRelease is adjusted
Whole BaseAddr.For example：DataNum=9, BaseAddr=0, after BufRelease set, BaseAddr is BaseAddr+
DataNum=9+0=9, BaseAddr=9 now are the initial address of next frame data, and user is to A0-AN-1During operation, real
The read operation address of the data_fifo on border is 9+A0-9+AN-1, wherein N is positive integer.
With reference to Fig. 2, frame data address is addressed by maximum data number N, and a frame window may cover multiple frame data, this
Frame data due to transmitting may not be transmitted by maximum amount of data.After end current frame data is read, repaiied by BufRelease
Change the base address of the next frame data of BaseAddr, base address saltus step step-length has DataNum to determine.
With reference to Fig. 3, write control signal set when CRC check and ID are mated of Data_fifo, when the data amount check of write
Reset after counter=DLC frame data length, data now are HEADER ID data and the frame data of TEMP_FIFO, read
Data address A is read by BaseAddr and user during dataxDetermine that data_fifo reads the address of data, it is use to read enable
Read A in familyxProduce during address；Infor_fifo writes and is controlled to data_fifo write data controlling signal wr trailing edge pulses, writes
Frame data the attribute DataLen and OverRun for entering is determined when data_fifo data are write, when infor_fifo non-NULLs are present
Available frame count according to when, the frame data attribute information of current address can be exported in advance and be stored DataNum and
In LatchOverRun registers.The reading address of two FIFO is controlled by command register BufRelease, and data_fifo exists
When BufRelease is effective, BaseAddr is changed, step-length is to read the data amount check of present frame, i.e. DataNum, user read frame
Can confirm whether present frame is to overflow frame by LatchOverRun registers before data, if overflow frame, currently will
The frame data of reading are imperfect, and user carries out subsequent operation with this status information.
Claims (5)
1. a kind of frame data method of reseptance based on frame data serial transmission, it is characterised in that comprise the following steps：
During serial data decoding is carried out, by serioparallel exchange after frame id information be stored in HEADER registers, while
In data Cun Chudao register group TEMP_FIFO after by serioparallel exchange, then carry out CRC check and ID couplings, when CRC check and
When ID couplings are qualified, then by the data one-time write data_fifo controller in TEMP_FIFO and HEADER registers,
The read-write pointer of TEMP_FIFO is zeroed after terminating by write, is then carried out frame data next time and is received, in ablation process, writes
The data amount check of the frame data attribute DataLen record writes for entering, the information whether OverRun registers record overflows, when
When data_fifo controllers do not spill over, the data of the frame data attribute DataLen record write data_fifo controllers of write
Number information, OverRun records 0；When data_fifo controllers overflow, the frame data attribute DataLen of write is recorded
The data amount check information of write data_fifo controllers, OverRun records 1, while the frame data attribute DataLen by write
Infor_fifo is write with the data that OverRun is stored in write in control；
From data_fifo controllers when data are read, infor_fifo writes control and first exports the corresponding data being stored in user,
The data amount check information of the frame data attribute DataLen records of DataNum registers deposit write, LatchOverRun states are posted
The information that whether overflows of storage deposit OverRun register records, user read in LatchOverRun status registers and post
The information whether frame data that deposits overflow, when user reads 0, represents that the frame for reading is correct frame, and user is then from data_
Data are read in fifo controllers；When user reads 1, the frame for reading is represented for overflowing frame, then according in DataNum registers
The read pointer of the data amount check information adjustment data_fifo controllers of the frame data of deposit redirects step-length, and user is again from data_
Data are read out in fifo controllers, set BufRelease command registers adjustment data_fifo controls after the completion of reading
Device and infor_fifo write the read pointer of control, then carry out the digital independent of next frame.
2. the frame data method of reseptance based on frame data serial transmission according to claim 1, it is characterised in that described
TEMP_FIFO is 8 × 8 register groups.
3. the frame data method of reseptance based on frame data serial transmission according to claim 1, it is characterised in that when any
After the completion of one frame data read, infor_fifo writes the read pointer of control and redirects step-length and adds 1.
4. the frame data method of reseptance based on frame data serial transmission according to claim 1, it is characterised in that user adopts
The data in data_fifo controllers are read with window regulative mode, the window regulative mode is have according to every frame data
DataNum registers are recorded, and realize that user is carried out to the data in data_fifo controllers using address remapped method for designing
Read.
5. the frame data method of reseptance based on frame data serial transmission according to claim 1, it is characterised in that
If the number per frame data is N to the maximum, a corresponding address A per frame datax, wherein 0≤x≤N-1, all frame numbers of user
According to address be fixed, when user read data when, be provided with base address register in data_fifo controllers
BaseAddr, base address register BaseAddr initial value is 0, and user is to A0-AN-1Read operation is carried out, address remapped is (A0+
BaseAddr)-(AN-1+ BaseAddr), after one frame data of reading terminate, user command BufRelease command register is adjusted
Whole BaseAddr, wherein N are positive integer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410410746.XA CN104182183B (en) | 2014-08-19 | 2014-08-19 | A kind of frame data method of reseptance based on frame data serial transmission |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410410746.XA CN104182183B (en) | 2014-08-19 | 2014-08-19 | A kind of frame data method of reseptance based on frame data serial transmission |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104182183A CN104182183A (en) | 2014-12-03 |
| CN104182183B true CN104182183B (en) | 2017-03-15 |
Family
ID=51963271
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410410746.XA Active CN104182183B (en) | 2014-08-19 | 2014-08-19 | A kind of frame data method of reseptance based on frame data serial transmission |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104182183B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1291023A (en) * | 1999-09-30 | 2001-04-11 | 深圳市华为技术有限公司 | Method and device of realizing code synchronization in spread spectrum communication |
| CN102571561A (en) * | 2011-12-16 | 2012-07-11 | 瑞斯康达科技发展股份有限公司 | PWE3 device and method for reading and writing data in jitter buffer of device |
| CN103294536A (en) * | 2012-01-31 | 2013-09-11 | 辉达公司 | Controlling work distribution for processing tasks |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8619877B2 (en) * | 2007-10-11 | 2013-12-31 | Microsoft Corporation | Optimized key frame caching for remote interface rendering |
-
2014
- 2014-08-19 CN CN201410410746.XA patent/CN104182183B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1291023A (en) * | 1999-09-30 | 2001-04-11 | 深圳市华为技术有限公司 | Method and device of realizing code synchronization in spread spectrum communication |
| CN102571561A (en) * | 2011-12-16 | 2012-07-11 | 瑞斯康达科技发展股份有限公司 | PWE3 device and method for reading and writing data in jitter buffer of device |
| CN103294536A (en) * | 2012-01-31 | 2013-09-11 | 辉达公司 | Controlling work distribution for processing tasks |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104182183A (en) | 2014-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108646984A (en) | A kind of DQS location regulation methods and device | |
| CN101770443B (en) | Time sequence adjusting method for internal IC (integrated circuit) bus, corresponding device and system thereof | |
| CN110299157A (en) | Use the mass-storage system of standard controller component | |
| US10163525B2 (en) | Test apparatus based on binary vector | |
| CN102098212B (en) | Apparatus for processing peripheral component interconnect express protocol | |
| CN110348091B (en) | Signal delay simulation device and simulation device applying same | |
| CN104281413B (en) | Command queue's management method, Memory Controller and memorizer memory devices | |
| CN107331421A (en) | A kind of SD card test system and method based on FPGA | |
| CN101548253B (en) | System for controlling high-speed bidirectional communication | |
| CN104182183B (en) | A kind of frame data method of reseptance based on frame data serial transmission | |
| CN104243083B (en) | A kind of data mapping method, device and electronic equipment | |
| CN110825344A (en) | Asynchronous data transmission method and structure | |
| US20120317380A1 (en) | Device and method for a half-rate clock elasticity fifo | |
| CN102637420B (en) | Display control driver and method for testing the same | |
| US9882748B2 (en) | Technologies for configuring transmitter equalization in a communication system | |
| CN102299877A (en) | Equalizer improvement | |
| CN101336517B (en) | Apparatus and method for controlling an interleaver/deinterleaver memory in a mobile communication system | |
| CN110445731A (en) | A kind of method, equipment and the readable medium of interchanger optical module I2C signal multiplexing | |
| CN107608927A (en) | A kind of design method for supporting Full Featured lpc bus host port | |
| CN110265075A (en) | A kind of control method and system of memory interface | |
| US11206158B2 (en) | Communication device and method | |
| CN103856263A (en) | Method and device for testing high-speed link | |
| CN110708137B (en) | Single wire transmission method | |
| CN105472390B (en) | A kind of video encoding/decoding method and system | |
| CN103995792A (en) | Technique for optimizing the phase of a data signal transmitted across a communication link |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |