CN104158769A - Switching system fairness cycle output dispatching method based on hardware - Google Patents
Switching system fairness cycle output dispatching method based on hardware Download PDFInfo
- Publication number
- CN104158769A CN104158769A CN201410448424.4A CN201410448424A CN104158769A CN 104158769 A CN104158769 A CN 104158769A CN 201410448424 A CN201410448424 A CN 201410448424A CN 104158769 A CN104158769 A CN 104158769A
- Authority
- CN
- China
- Prior art keywords
- output
- signal
- output application
- high priority
- input port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
A switching system fairness cycle output dispatching method based on hardware is used for carrying out reasonable and efficient output dispatching on a plurality of input ports in a switching system, and overcomes the defect that in an existing cycle dispatching output technology, efficiency is low and fairness is poor. According to the method, a multi-bit output application signal with a plurality of bits of binary system values being 1 is converted into a multi-bit output application signal, namely one-hot code with only one bit of binary system value being 1 and the rest of bits of binary system values being 0; then, due to the fact that only one bit of the multi-bit output application signal, namely the one-hot code is 1, an output port only needs to respond to the input port corresponding to the bit 1, and only one input port is selected from the multiple input ports sending the output application signals at the same time to achieve the fair cycle output dispatching process. The switching system fairness cycle output dispatching method is an efficient, fast and quite fair dispatching service method.
Description
Technical field
The present invention relates to a kind of scheduling strategy technology turning based on wheel for communication switch system, exactly, relate to a kind of hardware based switching system fairness and take turns the dispatching method transferring out, belong to the technical field of digital communication.
Background technology
At present, due to developing rapidly of computer and interconnection technique thereof, Ethernet has become two layers of computer network of short distance that popularity rate is the highest up to now; And the core of Ethernet is switching system.Switching system is a kind of communication system that completes exchanges data.Along with developing rapidly of Ethernet, user is more and more higher to the requirement of network performance, and switching system is also increasingly important on the impact of network performance, and therefore the improvement of the dispatching method to one of important technology composition in switching system is also very important.
The architectural feature of switching system is: any one input port is connected with multiple output ports simultaneously, and each output port is also connected with multiple input ports simultaneously, i.e. so-called " enter more and have more " MIMO.If certain input port has data input, and when these data need to be set output port output from certain, should send application to this setting output port by this input port, if this setting output port responds to the application of this input port, can complete the transmitting procedure of these data.Obviously, entering under the scene having more more, exist multiple input ports all to send the situation of data transmission request to same output port simultaneously, now, because each output port once can only respond the application of an input port, therefore must dispatch all input ports that send application, could therefrom select an input port to send response.Here, so-called scheduling is the selection course of a kind of " multiselect one ", and this scheduling possesses following features: first, scheduling will possess fairness, reasonable, have according to ground and complete selection, instead of choose at random.Secondly, scheduling will have lower time delay, because the length of time delay has affected the performance of switching system to a great extent.Finally, the implementation method of scheduling is simple as much as possible, and complicated implementation can cause the holistic cost of switching system too high.
The implementation method of scheduling can be divided into two kinds: based on software mode with based on hardware mode.Basic characteristics by the scheduling above introduced compare these two kinds of implementation methods, can know: the dispatching method fairness realizing based on software mode is very high, but time extend, and implementation complexity; And the dispatching method time delay realizing by hardware mode is short, implementation is simple, and its fairness also can meet most of switching system requirements.
The dispatching method of realizing by hardware mode is mainly to adopt robin scheduling strategy, and this tactful core concept is: current time obtains the input port of output port response, will can not be responded in next moment; Unless while only having this input port to send application.
At present, the dispatching method based on robin scheduling strategy has many kinds, and these methods adopt the mode that input port is inquired one by one mostly, detect one by one input port according to setting order and whether send application.If the input port detecting sends application, the output port application that this input port sends that just makes an immediate response, then, continues to detect next input port; If the input port detecting does not send application, the next input port of direct-detection.Although this mode has realized robin scheduling strategy, its fairness is difficult to be guaranteed.For example, certain input port does not send application when detected, and in the time starting to detect next input port, this input eloquence is sent application.But output port is now the application that can not respond this input port, can only wait until while detecting this input port next time, when the application of now sending, could be responded.This has affected the operating efficiency of switching system undoubtedly greatly.
Summary of the invention
In view of this, the object of this invention is to provide and a kind ofly take turns based on hardware fairness the dispatching method transferring out for communication switch system, the present invention is the dispatching method of realizing robin scheduling strategy based on hardware, for multiple input ports of switching system are carried out rationally, efficient output scheduling, solve the low and poor defect of fairness of the efficiency existing in existing robin scheduling export technique, thus provide a kind of both efficiently, fast, more fair dispatch service method also.
In order to achieve the above object, the invention provides a kind of hardware based switching system fairness and take turns the dispatching method transferring out, it is characterized in that: will have multidigit output application signal that some bit values are " 1 " to be converted to only have a bit value to be all the multidigit output application signal of " 0 ", i.e. only heat code for " 1 ", all the other everybody binary numerals; Like this, in multidigit output application signal because of only heat code, only having this numerical digit is " 1 ", make output port only need respond the corresponding input port of this " 1 " numerical digit, thereby send at the same time in multiple input ports of output application signal, complete and only select an input port to realize fairness to take turns the scheduling process of transferring out; Described method comprises following operating procedure:
Step 1, carries out with high priority mask and the low priority mask of initial condition respectively, after " position with " operation, obtaining high priority signals and low priority signal by having the multidigit output application signal that some bit value are " 1 " successively; Wherein, described high priority mask and low priority mask are two different variablees, and the two radix-minus-one complement each other, and its figure place is all identical with multidigit output application signal;
Step 2, sets respectively the operation of encoding to described high priority signals and low priority signal, obtains corresponding high priority coding result and low priority coding result;
The method of described setting coding is:
When the high priority signals of encoding if set or each bit value of low priority signal are " 0 ", coding result is 0;
If while setting the high priority signals of coding or each bit value of low priority signal not entirely for " 0 ", coding result is that in this multibit signal, numerical value is the binary number of the position sequence number of the highest order of " 1 ";
Step 3: described high priority coding result and low priority coding result are selected:
If high priority coding result is not 0, first select high priority coding result execution step 4;
Otherwise high priority coding result is 0, select low priority coding result execution step 4;
Step 4: the coding result of described selection is carried out decoding and obtains decode results: in this decode results, except the one digit number value of the coding result of step 2, the sequence number of ascending the throne highest order is " 1 ", all the other everybody numerical value are all " 0 ", and the figure place of decode results is identical with multidigit output application signal; Multidigit output application signal that one digit number value is " 1 ", the i.e. only all processes of heat code will there be is multidigit output application signal that some bit value are " 1 " to be converted to only have thereby complete.
The essence that the switching system fairness wheel that the present invention is based on hardware turns output scheduling method is to utilize simple logic circuit device, by there being some bit value to only have the multidigit output application signal that one digit number value is " 1 " for the multidigit application signal of " 1 " is converted into, claim again solely heat code.Solely heat code is that one only has one digit number value for " 1 ", and all the other bit value are the code system of " 0 ".In the multidigit output application signal (i.e. only heat code) that adopts the inventive method to obtain, only has one digit number value for " 1 ", like this, output port only need respond the corresponding input port of this value bit, thereby has completed the scheduling process of selecting an input port in multiple input ports that send output application.
The innovation advantage of the inventive method is: compare with the output scheduling method of realizing based on programming software mode, the present invention only needs simple logic circuit devcie just can realize goal of the invention, not only implementation is simple, omit the code work that programs of large amount of complex, and logical device reliable operation, be convenient to safeguard; Meanwhile, running time also from order of magnitude aspect by second level shorten to Microsecond grade, greatly improved dispatching efficiency; Moreover the present invention adopts robin scheduling strategy, to compare with the output scheduling method that adopts other scheduling strategies, the fair performance of scheduling has also obtained significantly promoting.Therefore, the present invention has good popularizing application prospect.
Brief description of the drawings
Fig. 1 is a kind of application scenarios of the inventive method: four enter one goes out switching system structural representation.
Fig. 2 is the another kind of application scenarios of the inventive method: four enter four goes out switching system structural representation.
Fig. 3 is the inventive method operating procedure flow chart
Embodiment
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing, the present invention is described in further detail.
The switching system fairness that the present invention is based on hardware in introduction is taken turns before the dispatching method transferring out, the application scenarios of paper the inventive method: two kinds of switching systems of " enter goes out more " and " enter more and have more ".Wherein " enter one goes out more " switching system 4 entering 1 and go out system example as shown in Figure 1; " enter more and have more " " switching system 4 entering 4 and go out system example as shown in Figure 2.
In dispatching method of the present invention, the output application signal that each input port sends to output port is digital signal: " 1 ", for sending output application, " 0 " is not for sending output application.Because each output port connects multiple input ports, therefore in the time that multiple input ports send output application signal simultaneously, each output port can obtain the output application signal of multidigit: its figure place is identical with the quantity of input port, and each is all corresponding with an input port.Namely adopt multidigit output application signal to represent respectively the output application status of the each input port in switching system, if when each bit value is " 0 " in multidigit output application signal, represent not have input port to send output application.If while only having one digit number value for " 1 " in multidigit application signal, represent to only have input port corresponding to this numerical digit to have output application, the output application that output port sends this input port of response.If have multidigit numerical value in multidigit application signal simultaneously when " 1 ", represent these numerical digits respectively corresponding each input port have output application; Now will use the inventive method to dispatch the plurality of port that sends output application, and make wherein to only have an input port to obtain fairness wheel and transfer out.
For the switching system of " enter more and have more ", because be the dispatching method that each output port is wherein adopted respectively to " enter goes out more ", complete the operation that it is dispatched send multiple ports of output application simultaneously, make wherein to only have an input port to obtain fairness wheel and transfer out.Therefore, introduce the first application scenarios of the present invention below: when " entering one goes out ", each port in switching system is dispatched more, method more fair and fast dispatch service is provided.
The inventive method is to have multidigit output application signal that some bit values are " 1 " to be converted to only have a bit value to be all the multidigit output application signal of " 0 ", i.e. only heat code for " 1 ", all the other everybody binary numerals.Like this, in multidigit output application signal because of only heat code, only having this numerical digit is " 1 ", make output port only need respond the corresponding input port of this " 1 " numerical digit, thereby send at the same time in multiple input ports of output application signal, complete and only select an input port to realize fairness to take turns the scheduling process of transferring out.
Referring to Fig. 3, introduce the following concrete operation step of the inventive method:
Step 1, carries out with high priority mask and the low priority mask of initial condition respectively, after " position with " operation, obtaining high priority signals and low priority signal by having the multidigit output application signal that some bit value are " 1 " successively.Wherein, described high priority mask and low priority mask are two different variablees, and the two radix-minus-one complement each other, and its figure place is all identical with multidigit output application signal.
In step 1, each bit value of the high priority mask of initial condition is " 1 ", and each bit value of the low priority mask of initial condition is 0, and this two numerical digit will be upgraded respectively according to each scheduling result.
Step 2, sets respectively the operation of encoding to described high priority signals and low priority signal, obtains corresponding high priority coding result and low priority coding result.
In step 2, the Far Left numerical digit in coding result signal is highest order, and rightmost numerical digit is lowest order, and rightmost, lowest order item is first, and from right to left each sequence number increases progressively successively.
Coded system is: if everybody value of the height of encoding (low) signal priority is 0, coding result is 0; If everybody value of the height of encoding (low) signal priority is not 0 entirely, the Far Left of setting signal is highest order, and rightmost position is lowest order, and item increases from right to left successively, and lowest order item is first.The binary representation of the item of the highest order that the value that the coding result of output is this signal is 1
Setting coding method of the present invention is:
When the high priority signals of encoding if set or each bit value of low priority signal are " 0 ", coding result is 0.
If while setting the high priority signals of coding or each bit value of low priority signal not entirely for " 0 ", coding result is that in this multibit signal, numerical value is the binary number of the position sequence number of the highest order of " 1 ".For example, set coding to 00100010, the position sequence number of the highest order that this signal numerical value is 1 is the 6th, and 6 binary number is 110, and 00100010 setting coding result is 110.
Step 3: described high priority coding result and low priority coding result are selected.
If high priority coding result is not 0, first select high priority coding result execution step 4;
Otherwise high priority coding result is 0, select low priority coding result execution step 4.
Step 4: the coding result of described selection is carried out decoding and obtains decode results: in this decode results, except the one digit number value of the coding result of step 2, the sequence number of ascending the throne highest order is " 1 ", all the other everybody numerical value are all " 0 ", and the figure place of decode results is identical with multidigit output application signal; Multidigit output application signal that one digit number value is " 1 ", the i.e. only all processes of heat code will there be is multidigit output application signal that some bit value are " 1 " to be converted to only have thereby complete.
For example, if coding result 110 is carried out after decoding to the decode results obtaining: the position sequence number that solely in heat code, numerical value is 1 is exactly the 6th (binary form is shown 110), and the numerical value of all the other is 0,00100000.
So far, to have completed there being some bit value be that 1 multidigit output application signal is converted to that to only have one digit number value be 1 multidigit output application signal, the i.e. only scheduling operation all processes of heat code to the inventive method.Ensuing operating procedure is according to this scheduling result, two variablees of high and low priority mask to be upgraded.
Step 5, according to only heat code decode results of the selection result of step 3 and step 4, upgrades high priority mask and two variablees of low priority mask respectively, for subsequent operation.
Step 5 comprises following content of operation:
If select the coding result of high priority in step 3, current high priority mask and the only radix-minus-one complement of heat code decode results are carried out to " position with " operation, obtain the high priority mask after upgrading, its radix-minus-one complement is the low priority mask after renewal.
If select the coding result of low priority in step 3, current low priority mask and only heat code decode results are carried out to " position with " operation, obtain the low priority mask after upgrading, its radix-minus-one complement is the high priority mask after upgrading.
Claims (8)
1. hardware based switching system fairness is taken turns the dispatching method transferring out, it is characterized in that: will have multidigit output application signal that some bit values are " 1 " to be converted to only have a bit value to be all the multidigit output application signal of " 0 ", i.e. only heat code for " 1 ", all the other everybody binary numerals; Like this, in multidigit output application signal because of only heat code, only having this numerical digit is " 1 ", make output port only need respond the corresponding input port of this " 1 " numerical digit, thereby send at the same time in multiple input ports of output application signal, complete and only select an input port to realize fairness to take turns the scheduling process of transferring out; Described method comprises following operating procedure:
Step 1, carries out with high priority mask and the low priority mask of initial condition respectively, after " position with " operation, obtaining high priority signals and low priority signal by having the multidigit output application signal that some bit value are " 1 " successively; Wherein, described high priority mask and low priority mask are two different variablees, and the two radix-minus-one complement each other, and its figure place is all identical with multidigit output application signal;
Step 2, sets respectively the operation of encoding to described high priority signals and low priority signal, obtains corresponding high priority coding result and low priority coding result;
The method of described setting coding is:
When the high priority signals of encoding if set or each bit value of low priority signal are " 0 ", coding result is 0;
If while setting the high priority signals of coding or each bit value of low priority signal not entirely for " 0 ", coding result is that in this multibit signal, numerical value is the binary number of the position sequence number of the highest order of " 1 ";
Step 3: described high priority coding result and low priority coding result are selected:
If high priority coding result is not 0, first select high priority coding result execution step 4;
Otherwise high priority coding result is 0, select low priority coding result execution step 4;
Step 4: the coding result of described selection is carried out decoding and obtains decode results: in this decode results, except the one digit number value of the coding result of step 2, the sequence number of ascending the throne highest order is " 1 ", all the other everybody numerical value are all " 0 ", and the figure place of decode results is identical with multidigit output application signal; Multidigit output application signal that one digit number value is " 1 ", the i.e. only all processes of heat code will there be is multidigit output application signal that some bit value are " 1 " to be converted to only have thereby complete.
2. method according to claim 1, is characterized in that: described method also comprises the steps:
Step 5, according to only heat code decode results of the selection result of step 3 and step 4, upgrades high priority mask and two variablees of low priority mask respectively, for subsequent operation.
3. method according to claim 1, is characterized in that: in described method, the output application signal that each input port sends to output port is digital signal: " 1 ", for sending output application, " 0 " is not for sending output application; Because output port connects multiple input ports, therefore in the time that multiple input ports send output application signal, output port just obtains multidigit output application signal: its figure place is identical with the quantity of input port, and each is all corresponding with an input port simultaneously.
4. method according to claim 3, it is characterized in that: the application scenarios of described method is as follows: because adopting multidigit output application signal to represent respectively the output application status of each input port, if when each bit value is " 0 " in multidigit output application signal, represent not have input port to send output application; If while only having one digit number value for " 1 " in multidigit application signal, represent to only have input port corresponding to this numerical digit to have output application, the output application that output port sends this input port of response; If while having multidigit numerical value simultaneously for " 1 " in multidigit application signal, represent these numerical digits respectively corresponding each input port have output application, now will use described method to dispatch the plurality of port that sends output application, and make wherein to only have an input port to obtain fairness wheel and transfer out.
5. method according to claim 1, it is characterized in that: in described step 1, each bit value of the high priority mask of described initial condition is " 1 ", each bit value of the low priority mask of initial condition is 0, and this two numerical digit will be upgraded respectively according to each scheduling result.
6. method according to claim 1, it is characterized in that: in described step 2, the Far Left numerical digit in coding result signal is highest order, and rightmost numerical digit is lowest order, rightmost, lowest order item is first, and from right to left each sequence number increases progressively successively.
7. method according to claim 2, is characterized in that: described step 5 comprises following content of operation:
If select the coding result of high priority in step 3, current high priority mask and the only radix-minus-one complement of heat code decode results are carried out to " position with " operation, obtain the high priority mask after upgrading, its radix-minus-one complement is the low priority mask after renewal;
If select the coding result of low priority in step 3, current low priority mask and only heat code decode results are carried out to " position with " operation, obtain the low priority mask after upgrading, its radix-minus-one complement is the high priority mask after upgrading.
8. method according to claim 4, is characterized in that: the application scenarios of described method comprises two kinds of switching systems of " enter goes out more " and " enter more and have more "; For the switching system of " enter more and have more ", wherein each output port should adopt respectively " enter one goes out more " method, complete the operation that it is dispatched send multiple ports of output application simultaneously, make wherein to only have an input port to obtain fairness wheel and transfer out.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410448424.4A CN104158769B (en) | 2014-09-04 | 2014-09-04 | The dispatching method of hardware based exchange system fairness rotation output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410448424.4A CN104158769B (en) | 2014-09-04 | 2014-09-04 | The dispatching method of hardware based exchange system fairness rotation output |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104158769A true CN104158769A (en) | 2014-11-19 |
CN104158769B CN104158769B (en) | 2017-03-29 |
Family
ID=51884177
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410448424.4A Active CN104158769B (en) | 2014-09-04 | 2014-09-04 | The dispatching method of hardware based exchange system fairness rotation output |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104158769B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060140128A1 (en) * | 2004-12-29 | 2006-06-29 | Paul Chi | Traffic generator and monitor |
CN101902390A (en) * | 2009-05-27 | 2010-12-01 | 华为技术有限公司 | Unicast and multicast integrated scheduling device, exchange system and method |
-
2014
- 2014-09-04 CN CN201410448424.4A patent/CN104158769B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060140128A1 (en) * | 2004-12-29 | 2006-06-29 | Paul Chi | Traffic generator and monitor |
CN101902390A (en) * | 2009-05-27 | 2010-12-01 | 华为技术有限公司 | Unicast and multicast integrated scheduling device, exchange system and method |
Also Published As
Publication number | Publication date |
---|---|
CN104158769B (en) | 2017-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108282164A (en) | A kind of data encoding and coding/decoding method and device | |
CN101771700B (en) | Modbus protocol communication node based on FPGA | |
CN102651229B (en) | Semiconductor device and data processing method | |
FI2297856T3 (en) | Method for encoding a symbol, method for decoding a symbol, method for transmitting a symbol from a transmitter to a receiver, encoder, decoder and system for transmitting a symbol from a transmitter to a receiver | |
CN109582623B (en) | Expansion board circuit capable of realizing cascade connection of multiple expansion boards of different types | |
CN102543209A (en) | Error correction device and method of multichannel flash memory controller and multichannel flash memory controller | |
CN105045742A (en) | Cascade communication method and cascade system | |
CN103812536A (en) | Bluetooth equipment connecting method and Bluetooth equipment | |
JP2018516490A5 (en) | ||
JP2015502100A5 (en) | ||
CN102694598B (en) | Coding method and transmission method of visible light signals | |
RU2010109890A (en) | METHOD AND DEVICE FOR PROVIDING METADATA FOR STORAGE | |
CN104158769A (en) | Switching system fairness cycle output dispatching method based on hardware | |
CN104980749A (en) | Decoding device and method for arithmetic codes | |
CN111787325A (en) | Entropy encoder and encoding method thereof | |
CN102023957B (en) | Method for stimulating multiple serial ports by a USB interface for transmitting data and USB compound device | |
CN105045740A (en) | Conversion method and circuit for communication interfaces | |
CN103106174A (en) | Complex system on-chip (SOC) communication method | |
CN103176941A (en) | Inter-core communication method and agent device | |
CN107707329B (en) | Sparse code multiple access system and multi-user detection method thereof | |
CN107577139B (en) | When m- digital switching device and method | |
CN103678164A (en) | Memory cascading method and device | |
CN102946293B (en) | A kind of parallel receive method based on DS coding and device thereof | |
CN105099571B (en) | A kind of audio communication method | |
CN101464844A (en) | Control method and bus interface of RAM use right |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |