CN104091161A - Schematic circuit diagram netlist comparison method - Google Patents
Schematic circuit diagram netlist comparison method Download PDFInfo
- Publication number
- CN104091161A CN104091161A CN201410334992.1A CN201410334992A CN104091161A CN 104091161 A CN104091161 A CN 104091161A CN 201410334992 A CN201410334992 A CN 201410334992A CN 104091161 A CN104091161 A CN 104091161A
- Authority
- CN
- China
- Prior art keywords
- net table
- parts
- information
- comparison method
- title
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention relates to a schematic circuit diagram comparison method, in particular to a schematic circuit diagram netlist comparison method. According to the schematic circuit diagram netlist comparison method, by extracting network node names, the names of connected networks, component bit numbers, packaging information and other aspects in schematic diagram netlist, calculation is conducted, the consistency of connection of each network node, the consistency of connection of pins of each component, the consistency of the component bit numbers and the consistency of packaging in the netlists can be compared rapidly and directly, the difference between the components and the inconsistency of connection are represented, inconsistent results are classified into different classes and are output and displayed, and therefore the accuracy of a result is guaranteed. The schematic circuit diagram comparison method can be executed through software, use is convenient, and the quality and the efficiency of design of a schematic diagram of a circuit board are improved.
Description
Technical field
The present invention relates to a kind of circuit theory diagrams comparison method, particularly a kind of circuit theory diagrams net table comparison method.
Background technology
In board design, principle diagram design is an of paramount importance link, and in the solution development of product, the effect of schematic diagram is very important, and the quality that checking on of schematic diagram also concerned to whole project life even.In circuit board correcting process, the variation of schematic diagram before and after comparison correcting, in order to guarantee that the part except problem needs to revise before and after circuit board correcting, other parts must be consistent with raw sheet, to guarantee the quality of circuit board.
Secondly, because extending down, the schematic diagram of circuit board can relate to PCB Layout, PCB layout namely, certain this wiring is made based on schematic diagram, by the restriction to the analysis of schematic diagram and other conditions of circuit board, the connection and the function that realize between electronic devices and components realize, thereby the correctness of schematic diagram is a very important link in board design quality.
In the prior art, in board design process, design proposal or requirement are carried out part modification to schematic diagram, only revising certain tie point or tie point renames, the variation of these schematic diagrams is not easy to be labeled or to detect, schematic diagram for multipage, be unfavorable for especially checking its modification correctness, if check less than, some unchangeable place has changed by mistake, and again wrong schematic diagram is derived after net table, for PCB, designs, cause the circuit board of producing defective, cause the waste of human and material resources, resource, cost.Visible, in board design, the correctness of schematic diagram is the soul of circuit board.
At present, the process change of principle diagram design is all to pass through hand inspection with checking, for the schematic diagram of several pages than being easier to, and for multipage schematic diagram, common way is that two parts of schematic diagrams are printed, and tie point, interconnection network, device attribute are compared one by one, not only artificial length consuming time, efficiency is low, and has risk.
Summary of the invention
In order to solve the problem of prior art, the invention provides a kind of circuit theory diagrams net table comparison method, it can realize the comparison process of circuit theory diagrams by software, easy to use, improves Schematic design quality and efficiency.
The technical solution adopted in the present invention is as follows:
A kind of circuit theory diagrams net table comparison method, to calculate by nodal information or component information in extraction circuit theory diagrams net table, thereby the consistance of each nodal information or component information in net table relatively, thereby judge that each network node connects the consistance being connected with components and parts pin, or the consistance of judgement components and parts item, encapsulation, the final difference that embodies the inconsistent or components and parts that connect, and inconsistent result is divided into the different classes of accuracy of carrying out output display and can guarantee result.
Nodal information comprises network node title and interconnection network title.
Component information comprises components and parts item and packaging information.
Method specifically comprises the following steps:
A, two parts of schematic diagrams before and after circuit board correcting are derived respectively to net table;
Interconnection network title, nodename data in the net table of two parts of schematic diagrams that B, extraction are put in order;
The title of an interconnection network in the net table of C, extraction a copy of it schematic diagram;
D, in the net table of another part of schematic diagram, judge whether to find identical interconnection network title:
If not identical, executive logging information; If identical, then remove comparison node name data, if identical, reject, if different, recorded information; Continue to extract next interconnection network title, nodename data;
E, judge whether that all interconnection networks, nodename data all compare:
If not, extract next interconnection network title, nodename data are compared; If so, recorded information;
F, judge that whether record information list is empty:
If record information list is empty, two parts of schematic diagrams before and after the correcting of indication circuit plate are identical, not there are differences, and return to end; If different, show that two parts of schematic diagrams are variant, show recorded information, return to end.
The beneficial effect that technical scheme provided by the invention is brought is:
The present invention calculates by extracting the aspects such as network title, components and parts item, packaging information of network node title in schematic diagram net table and connection, can be fast directly relatively in net table each network node connect and the consistance of the connection of components and parts pin, the consistance of components and parts item, encapsulation, and embody the inconsistent of the difference of components and parts and connection, inconsistent result is divided into the different classes of accuracy of carrying out output display and can guarantee result.
Method of the present invention can realize by software, easy to use, improves Schematic design quality and efficiency.
Accompanying drawing explanation
In order to be illustrated more clearly in the technical scheme in the embodiment of the present invention, below the accompanying drawing of required use during embodiment is described is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skills, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the method flow diagram of a kind of circuit theory diagrams net table comparison method of the present invention.
Embodiment
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing, embodiment of the present invention is described further in detail.
Embodiment mono-
A kind of circuit theory diagrams net table comparison method of the present embodiment, that the aspects such as network title by extracting network node title in schematic diagram net table and connection, components and parts item, packaging information are calculated, can be fast directly relatively in net table each network node connect and the consistance of the connection of components and parts pin, the consistance of components and parts item, encapsulation, and embody the inconsistent of the difference of components and parts and connection, inconsistent result is divided into the different classes of accuracy of carrying out output display and can guarantee result.
As shown in Figure 1, a kind of circuit theory diagrams net table comparison method of the present embodiment comprises the following steps:
The net table of 1, two parts of schematic diagrams before and after circuit board correcting being derived respectively;
Interconnection network title, nodename data in the net table of two parts of schematic diagrams that 2, extraction is put in order;
3, the title of an interconnection network in the net table of extraction a copy of it schematic diagram;
4, in the net table of another part of schematic diagram, judge whether to find identical interconnection network title;
If not identical, executive logging information; If identical, then remove comparison node name data, if identical, reject, if different, recorded information.Continue to extract next interconnection network title, nodename data.
5, judge whether that all interconnection networks, nodename data all compare;
If not, extract next interconnection network title, nodename data are compared; If so, recorded information.
6, judge whether record information list is empty,
If record information list is empty, two parts of schematic diagrams before and after the correcting of indication circuit plate are identical, not there are differences, and return to end; If different, show that two parts of schematic diagrams are variant, show recorded information, return to end.
Above-mentioned flow process can realize by following program:
7, in schematic diagram net table, the process of the comparison of data message realizes by following program:
#include<stdio.h>
#define?MAX?100
int?main(void)?{
char?*sourse,*dst;
char?a[MAX],b[MAX];
inti=0,dstlen=0,flag=0;
sourse=a;
dst=b;
printf("Input?the?sourse?string\n");
gets(sourse);
printf("Input?the?dst?string\n");
gets(dst);
while(*dst++!='\0')
dstlen++;
dst=b;
while(*sourse!='\0')
{
If (* sourse==*dst)/* obtain first equal character */
{
dst++;
i++;
flag=1;
}
If (* dst==' 0') if/* word string finishes, exit */
break;
sourse++;
If (flag) if/* first character equates, judges whether second character of word string equates */if (* dst unequal to * sourse) with the ensuing character of female string
{
i=0;
break;
}
}
if(i!=dstlen)
printf("dst?string?not?in?sourse?string\n");
else
printf("In?it\n");
}
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (4)
1. a circuit theory diagrams net table comparison method, to calculate by nodal information or component information in extraction circuit theory diagrams net table, thereby the consistance of each nodal information or component information in net table relatively, thereby judge that each network node connects the consistance being connected with components and parts pin, or the consistance of judgement components and parts item, encapsulation, the final difference that embodies the inconsistent or components and parts that connect, and inconsistent result is divided into the different classes of accuracy of carrying out output display and can guarantee result.
2. a kind of circuit theory diagrams net table comparison method according to claim 1, is characterized in that, described nodal information comprises network node title and interconnection network title.
3. a kind of circuit theory diagrams net table comparison method according to claim 1, is characterized in that, described component information comprises components and parts item and packaging information.
4. a kind of circuit theory diagrams net table comparison method according to claim 2, is characterized in that, described method specifically comprises the following steps:
A, two parts of schematic diagrams before and after circuit board correcting are derived respectively to net table;
Interconnection network title, nodename data in the net table of two parts of schematic diagrams that B, extraction are put in order;
The title of an interconnection network in the net table of C, extraction a copy of it schematic diagram;
D, in the net table of another part of schematic diagram, judge whether to find identical interconnection network title:
If not identical, executive logging information; If identical, then remove comparison node name data, if identical, reject, if different, recorded information; Continue to extract next interconnection network title, nodename data;
E, judge whether that all interconnection networks, nodename data all compare:
If not, extract next interconnection network title, nodename data are compared; If so, recorded information;
F, judge that whether record information list is empty:
If record information list is empty, two parts of schematic diagrams before and after the correcting of indication circuit plate are identical, not there are differences, and return to end; If different, show that two parts of schematic diagrams are variant, show recorded information, return to end.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410334992.1A CN104091161A (en) | 2014-07-15 | 2014-07-15 | Schematic circuit diagram netlist comparison method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410334992.1A CN104091161A (en) | 2014-07-15 | 2014-07-15 | Schematic circuit diagram netlist comparison method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104091161A true CN104091161A (en) | 2014-10-08 |
Family
ID=51638876
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410334992.1A Pending CN104091161A (en) | 2014-07-15 | 2014-07-15 | Schematic circuit diagram netlist comparison method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104091161A (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104391872A (en) * | 2014-10-29 | 2015-03-04 | 江苏省电力公司苏州供电公司 | Logic consistency calibration method for single line diagrams of PMS (plant management system) and error prevention system |
CN105335570A (en) * | 2015-11-24 | 2016-02-17 | 深圳市兴森快捷电路科技股份有限公司 | Method for netlist comparison based on connection relationship of pins of components |
CN105447236A (en) * | 2015-11-16 | 2016-03-30 | 浪潮集团有限公司 | Device bit number resetting method in PCB |
CN107239616A (en) * | 2017-06-06 | 2017-10-10 | 北京华大九天软件有限公司 | A kind of control methods of integrated circuit schematic diagram |
CN107391857A (en) * | 2017-07-27 | 2017-11-24 | 郑州云海信息技术有限公司 | A kind of two editions hardware circuit figures change point acquisition methods and device |
US9922154B2 (en) | 2016-05-20 | 2018-03-20 | International Business Machines Corporation | Enabling an incremental sign-off process using design data |
TWI646440B (en) * | 2017-07-03 | 2019-01-01 | 和碩聯合科技股份有限公司 | Circuit comparison method and electronic device |
CN112307694A (en) * | 2020-10-16 | 2021-02-02 | 烽火通信科技股份有限公司 | Method and device for comparing difference of circuit schematic diagram |
CN112416867A (en) * | 2020-12-11 | 2021-02-26 | 北京华大九天软件有限公司 | Method for comparing netlists in batches |
US10977406B1 (en) | 2020-07-02 | 2021-04-13 | International Business Machines Corporation | Analysis of electrical circuit schematics |
CN113591429A (en) * | 2021-06-24 | 2021-11-02 | 深圳同兴达科技股份有限公司 | Checking system and checking method for LCD binding PIN circuit schematic diagram |
CN115658692A (en) * | 2022-10-28 | 2023-01-31 | 深圳市电巢科技有限公司 | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment |
CN117173707A (en) * | 2023-10-30 | 2023-12-05 | 宁德时代新能源科技股份有限公司 | Method, device, equipment and storage medium for generating bit number diagram of printed circuit board |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6778695B1 (en) * | 1999-12-23 | 2004-08-17 | Franklin M. Schellenberg | Design-based reticle defect prioritization |
CN1582088A (en) * | 2003-08-05 | 2005-02-16 | 华为技术有限公司 | Method and device for checking and comparing consistency of circuit schematic diagram and PCB wiring diagram |
CN102591997A (en) * | 2011-01-05 | 2012-07-18 | 上海华虹Nec电子有限公司 | Layout and schematic diagram consistency comparison method for multi-voltage chip design |
-
2014
- 2014-07-15 CN CN201410334992.1A patent/CN104091161A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6778695B1 (en) * | 1999-12-23 | 2004-08-17 | Franklin M. Schellenberg | Design-based reticle defect prioritization |
CN1582088A (en) * | 2003-08-05 | 2005-02-16 | 华为技术有限公司 | Method and device for checking and comparing consistency of circuit schematic diagram and PCB wiring diagram |
CN102591997A (en) * | 2011-01-05 | 2012-07-18 | 上海华虹Nec电子有限公司 | Layout and schematic diagram consistency comparison method for multi-voltage chip design |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104391872A (en) * | 2014-10-29 | 2015-03-04 | 江苏省电力公司苏州供电公司 | Logic consistency calibration method for single line diagrams of PMS (plant management system) and error prevention system |
CN104391872B (en) * | 2014-10-29 | 2018-08-07 | 江苏省电力公司苏州供电公司 | PMS systems and anti-error system line chart logical consistency method of calibration |
CN105447236A (en) * | 2015-11-16 | 2016-03-30 | 浪潮集团有限公司 | Device bit number resetting method in PCB |
CN105335570B (en) * | 2015-11-24 | 2018-11-06 | 深圳市兴森快捷电路科技股份有限公司 | A method of netlist comparison is carried out based on component pin connection relation |
CN105335570A (en) * | 2015-11-24 | 2016-02-17 | 深圳市兴森快捷电路科技股份有限公司 | Method for netlist comparison based on connection relationship of pins of components |
US10592631B2 (en) | 2015-11-24 | 2020-03-17 | Guangzhou Fastprint Circuit Tech Co., Ltd. | Method for performing netlist comparison based on pin connection relationship of components |
US9922154B2 (en) | 2016-05-20 | 2018-03-20 | International Business Machines Corporation | Enabling an incremental sign-off process using design data |
CN107239616B (en) * | 2017-06-06 | 2020-07-10 | 北京华大九天软件有限公司 | Comparison method of integrated circuit schematic diagram |
CN107239616A (en) * | 2017-06-06 | 2017-10-10 | 北京华大九天软件有限公司 | A kind of control methods of integrated circuit schematic diagram |
TWI646440B (en) * | 2017-07-03 | 2019-01-01 | 和碩聯合科技股份有限公司 | Circuit comparison method and electronic device |
US10755008B2 (en) | 2017-07-03 | 2020-08-25 | Pegatron Corporation | Circuit comparing method and electronic device |
CN107391857A (en) * | 2017-07-27 | 2017-11-24 | 郑州云海信息技术有限公司 | A kind of two editions hardware circuit figures change point acquisition methods and device |
US10977406B1 (en) | 2020-07-02 | 2021-04-13 | International Business Machines Corporation | Analysis of electrical circuit schematics |
CN112307694A (en) * | 2020-10-16 | 2021-02-02 | 烽火通信科技股份有限公司 | Method and device for comparing difference of circuit schematic diagram |
CN112307694B (en) * | 2020-10-16 | 2022-04-26 | 烽火通信科技股份有限公司 | Method and device for comparing difference of circuit schematic diagram |
CN112416867A (en) * | 2020-12-11 | 2021-02-26 | 北京华大九天软件有限公司 | Method for comparing netlists in batches |
CN113591429A (en) * | 2021-06-24 | 2021-11-02 | 深圳同兴达科技股份有限公司 | Checking system and checking method for LCD binding PIN circuit schematic diagram |
CN115658692A (en) * | 2022-10-28 | 2023-01-31 | 深圳市电巢科技有限公司 | Proof-reading analysis method and device suitable for schematic diagram netlist and electronic equipment |
CN117173707A (en) * | 2023-10-30 | 2023-12-05 | 宁德时代新能源科技股份有限公司 | Method, device, equipment and storage medium for generating bit number diagram of printed circuit board |
CN117173707B (en) * | 2023-10-30 | 2024-04-02 | 宁德时代新能源科技股份有限公司 | Method, device, equipment and storage medium for generating bit number diagram of printed circuit board |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104091161A (en) | Schematic circuit diagram netlist comparison method | |
CN102930114B (en) | Electronic product EDA designs the visible detection method of manufacturability | |
CN108170956A (en) | The sequential signing method and device of a kind of retention time | |
US7168041B1 (en) | Method and apparatus for table and HDL based design entry | |
CN105335570B (en) | A method of netlist comparison is carried out based on component pin connection relation | |
US8037436B2 (en) | Circuit verification apparatus, a method of circuit verification and circuit verification program | |
CN106469140A (en) | A kind of report generating system and its method | |
CN103294664A (en) | Method and system for discovering new words in open fields | |
CN104572072A (en) | MVC (model view controller) mode-based language transformation method and equipment for program | |
CN109684387B (en) | Report generation method and device | |
CN109977383A (en) | A kind of form information extracting method based on Excel | |
CN107239616B (en) | Comparison method of integrated circuit schematic diagram | |
DE60012735T2 (en) | METHOD FOR THE DISTINCTION OF VARIOUS TYPES OF SCANNING ERRORS, COMPUTER-BASED CIRCUIT-EMULATION AND FAULT-DETECTION SYSTEM | |
CN115238619A (en) | Sub-module post-simulation method and system of digital chip | |
CN115408399A (en) | Blood relationship analysis method, device, equipment and storage medium based on SQL script | |
US20230153512A1 (en) | Electrical circuit design inspection system and method | |
CN107688682B (en) | Method for extracting circuit topology by using time sequence path | |
US7380228B2 (en) | Method of associating timing violations with critical structures in an integrated circuit design | |
CN105447215B (en) | Digital circuit design method and relevant system | |
CN109977558A (en) | A kind of generation method, device and the storage medium of chip register code structure | |
CN108984868A (en) | The integration method and device of a kind of board internet data | |
CN113705143A (en) | Automatic simulation system and automatic simulation method | |
US7853442B2 (en) | Printed circuit board design instruction support method and device | |
CN109255161A (en) | A kind of method that NET net meter file generates NOD net meter file | |
CN102663041B (en) | Automatic extraction method oriented to data of deep web pages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20141008 |
|
WD01 | Invention patent application deemed withdrawn after publication |