CN103971660A - Multipath signal multi-screen splicing processing system - Google Patents

Multipath signal multi-screen splicing processing system Download PDF

Info

Publication number
CN103971660A
CN103971660A CN201410211843.6A CN201410211843A CN103971660A CN 103971660 A CN103971660 A CN 103971660A CN 201410211843 A CN201410211843 A CN 201410211843A CN 103971660 A CN103971660 A CN 103971660A
Authority
CN
China
Prior art keywords
module
dvi
fpga data
dvi signal
disposal system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410211843.6A
Other languages
Chinese (zh)
Inventor
王震洲
蒋佳
赵晓东
齐林
陈军霞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hebei University of Science and Technology
Original Assignee
Hebei University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hebei University of Science and Technology filed Critical Hebei University of Science and Technology
Priority to CN201410211843.6A priority Critical patent/CN103971660A/en
Publication of CN103971660A publication Critical patent/CN103971660A/en
Pending legal-status Critical Current

Links

Abstract

The invention relates to a multipath signal multi-screen splicing processing system. The splicing processing system comprises a DVI signal collecting unit and an FPGA data processing unit connected with the DVI signal collecting unit; the DVI signal collecting unit is composed of a DVI signal converting device and a DVI signal collecting device, and the output end of the DVI signal converting device is connected with the input end of the DVI signal collecting device; the FPGA data processing unit is composed of an FPGA data collecting module, an FPGA data partitioning and transmitting module, an MCU module and a memorizer, and the FPGA data collecting module is connected with the MCU module in a two-way mode. Multiple display and window modes can be preset, and by presetting the multiple modes, the problem of the single output mode of a full-hardware multi-screen splicer is solved to a great extent in the process of designing a multi-screen processor.

Description

A kind of multiple signals multi-screen splicing disposal system
Technical field
The present invention relates to a kind of multiple signals multi-screen splicing disposal system.
Background technology
Multi-screen splicing technology is very extensive in field application such as large screen display, video conferencing system, transportation network monitoring, safety monitoring and medical imagings.
Multi-screen processor is the core component of whole splice displaying system.At present, at home and abroad existing multi-screen splicing processor is based on computer card formula splicer and embedded splicer mostly.Embedded splicer principle of work is first a complete mother picture to be transferred to signal processor, signal processor carries out computing according to output display terminal situation, whole picture is cut into multiple pictures, then directly give display terminal by the view data that computing is good separately.Because adopting each only need of hardware structure Digital Image Processor, embedded splicer processes one type, so do not need powerful CPU to carry out computing multi-channel data, simple single-image splicing can be completed, but high-definition picture splicing and optional position arbitrary size multiwindow processing can not be solved.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of multiple signals multi-screen splicing disposal system.
The present invention adopts following technical scheme:
The FPGA data processing unit that the present invention includes DVI signal gathering unit and be connected with DVI signal gathering unit; Described DVI signal gathering unit is made up of DVI chromacoder and DVI signal pickup assembly, and the output terminal of described DVI chromacoder is connected with the input end of DVI signal pickup assembly;
Described FPGA data processing unit is made up of FPGA data acquisition module, FPGA Data Segmentation transport module, MCU module and storer, described FPGA data acquisition module is connected with MCU module is two-way, described FPGA data acquisition module is connected with storer is two-way, the output terminal of described FPGA data acquisition module is connected with the input end of FPGA Data Segmentation transport module, and the input end of described FPGA data acquisition module is connected with the output terminal of DVI signal pickup assembly.
The present invention also comprises display screen, and the input end of described display screen is connected with the output terminal of described FPGA Data Segmentation transport module.
Described display screen is by 9 sub-display screens that are divided into 3*3.
The two-way connection of described MCU module.
Described DVI chromacoder turns DVI signal converter, RGB by VGA and turns DVI signal converter, VIDEO and turn DVI signal converter and TCP/IP and turn DVI signal converter and form.
The model that described VGA turns DVI signal converter is that wheat grace science and technology DVI3000-VGA turns DVI video converter, the model that RGB turns DVI signal converter is Extron RGB-DVI 300, the model that VIDEO turns DVI signal converter is that the logical VTH-1Video of humorous letter turns DVI converter, and the model that TCP/IP turns DVI signal converter is BT-VDS-L1000.
The model of described DVI signal pickup assembly is T230E.
The EP2C8Q208C8N that described FPGA data acquisition module and FPGA Data Segmentation transport module all adopt ALTERA company to produce.
The LPC2214 that described MCU module adopts En Zhi Pu company to produce.
Described storer adopts DDR2 SDRAM, and described wireless module adopts wherein one or more of infrared module, bluetooth module, radio-frequency module, Wi-Fi module.
Good effect of the present invention is as follows:
The present invention can preset multiple demonstration and window scheme, adopts the mode of wireless remote control (infrared, bluetooth, radio frequency, Wi-Fi etc.) that multi-screen splicing system is selected and controlled.By default various modes, in the time that multi-screen processor designs, by the visual format modularization of common display mode or customer requirement, select to show the output mode simplification that solves to a great extent devices at full hardware multi-screen splicing device by the mode of wireless remote control.The form of wireless remote control can be the form that button adds preview screen, can be also the form of membrane keyboard screen.
Brief description of the drawings
Accompanying drawing 1 is principle of the invention block diagram.
Accompanying drawing 2 is image cutting transfer process figure of the present invention.
Accompanying drawing 3 is output signal display screen sectional drawing of the present invention.
Accompanying drawing 4 is input signal display screen sectional drawing of the present invention.
Accompanying drawing 5 is display mode display screen sectional drawing of the present invention.
Embodiment
As shown in accompanying drawing 1-5, the present invention includes FPGA data processing unit, display screen and wireless module that DVI signal gathering unit, DVI signal gathering unit are connected, described DVI signal gathering unit is made up of DVI chromacoder and DVI signal pickup assembly, and the output terminal of described DVI chromacoder is connected with the input end of DVI signal pickup assembly, described FPGA data processing unit is by FPGA data acquisition module, FPGA Data Segmentation transport module, MCU module and storer composition, described FPGA data acquisition module is connected with MCU module is two-way, described FPGA data acquisition module is connected with storer is two-way, the output terminal of described FPGA data acquisition module is connected with the input end of FPGA Data Segmentation transport module, the input end of described FPGA data acquisition module is connected with the output terminal of DVI signal pickup assembly, the input end of described display screen is connected with the output terminal of described FPGA Data Segmentation transport module, described display screen is made up of 9 sub-display screens that are divided into 3*3, described wireless module and described two-way connection of MCU module, the model of DVI signal pickup assembly is with three-dimensional DVI video signal collecting card T230E, it can gather 480i, 576i, 480p, 576p, 720p, 1080i, the high definition video source signals such as 1080p.
DVI chromacoder of the present invention turns DVI signal converter by VGA, RGB turns DVI signal converter, VIDEO turns DVI signal converter and TCP/IP turns DVI signal converter composition, the model that described VGA turns DVI signal converter is that wheat grace science and technology DVI3000-VGA turns DVI video converter, the model that RGB turns DVI signal converter is Extron RGB-DVI 300, the model that VIDEO turns DVI signal converter be humorous letter logical/to turn the model that DVI converter and TCP/IP turn DVI signal converter be BT-VDS-L1000 to VTH-1Video, the EP2C8Q208C8N that described FPGA data acquisition module and FPGA Data Segmentation transport module all adopt ALTERA company to produce, the LPC2214 that described MCU module adopts En Zhi Pu company to produce, described storer adopts DDR2 SDRAM, described wireless module adopts infrared module, bluetooth module, radio-frequency module, wherein one or more of Wi-Fi module.
The present invention, with 9 screens, accesses 5 signals, shows that 4 signals are that example processor processing procedure is as follows:
(1) common image input signal DVI signal accesses by DVI video interface, VGA signal accesses by VGA video interface, rgb signal accesses by rgb video interface, and VIDEO vision signal accesses by VIDEO video interface, and network signal accesses by network interface.After the input of multichannel data signal, by signal converter separately, be converted to DVI signal.
(2) FPGA data acquisition module, by receiving all DVI signal datas, is deposited in DDR2 SDRAM, makes the FPGA data acquisition module pattern class image data definite according to MCU module, forms the packet of whole screen image.
(3) FPGA data acquisition module, by the data packet transmission forming to FPGA Data Segmentation transport module, cuts packet, and the data image that each screen display is shown transfers in corresponding screen display.(as shown in Figure 2)
(4) MCU module detection signal access number, communicates with wireless module.MCU module detects the signal number of connecting system at that time, and it is transferred to wireless remote control module by wireless module, determines displayable signal number.
(5) wireless remote control module can adopt the wireless remote control methods such as infrared, bluetooth, radio frequency, Wi-Fi.The form of wireless remote control can be the form that button adds preview screen, can be also the form of membrane keyboard screen.
(6) button of wireless remote control module adds the form of preview screen and the form class of membrane keyboard screen seemingly, can design special remote control screen display device, also can design mobile phone A PP, controls demonstration by mobile phone.
(7) screen display of wireless remote control module has 3 cascade windows.First cascade window is to select display number, the signal number that this window can select user to want multi-screen to show, for example, access 5 signals, but only want to show 4 signals, just can select to show 4 signals, now can only select to be less than or equal to the number demonstration that accesses signal, the options of other display numbers is grey, can not select.(shown in Fig. 3) second cascade window is to select to show access signal, and the signal of access is selected to show, for example, accesses 5 signals, shows 4 signals, will select 4 signals in 5 signals.(shown in Fig. 4) the 3rd cascade window is preference pattern, and display mode is selected, and this window has preview mode, and user can see the design sketch after demonstration.After (shown in Fig. 5) determines, by multi-screen processor, large-size screen monitors show the picture that just can see demonstration.

Claims (10)

1. a multiple signals multi-screen splicing disposal system, is characterized in that the FPGA data processing unit that it comprises DVI signal gathering unit and is connected with DVI signal gathering unit; Described DVI signal gathering unit is made up of DVI chromacoder and DVI signal pickup assembly, and the output terminal of described DVI chromacoder is connected with the input end of DVI signal pickup assembly;
Described FPGA data processing unit is made up of FPGA data acquisition module, FPGA Data Segmentation transport module, MCU module and storer, described FPGA data acquisition module is connected with MCU module is two-way, described FPGA data acquisition module is connected with storer is two-way, the output terminal of described FPGA data acquisition module is connected with the input end of FPGA Data Segmentation transport module, and the input end of described FPGA data acquisition module is connected with the output terminal of DVI signal pickup assembly.
2. a kind of multiple signals multi-screen splicing disposal system according to claim 1, is characterized in that it also comprises display screen, and the input end of described display screen is connected with the output terminal of described FPGA Data Segmentation transport module.
3. a kind of multiple signals multi-screen splicing disposal system according to claim 2, is characterized in that described display screen is made up of 9 sub-display screens that are divided into 3*3.
4. a kind of multiple signals multi-screen splicing disposal system according to claim 3, is characterized in that it also comprises wireless module, described wireless module and described two-way connection of MCU module.
5. according to a kind of multiple signals multi-screen splicing disposal system described in claim 1,2,3 or 4, it is characterized in that described DVI chromacoder turns DVI signal converter, RGB by VGA and turns DVI signal converter, VIDEO and turn DVI signal converter and TCP/IP and turn DVI signal converter and form.
6. a kind of multiple signals multi-screen splicing disposal system according to claim 5, it is characterized in that the model that described VGA turns DVI signal converter is that wheat grace science and technology DVI3000-VGA turns DVI video converter, the model that RGB turns DVI signal converter is Extron RGB-DVI 300, the model that VIDEO turns DVI signal converter is that the logical VTH-1Video of humorous letter turns DVI converter, and the model that TCP/IP turns DVI signal converter is BT-VDS-L1000.
7. a kind of multiple signals multi-screen splicing disposal system according to claim 6, the model that it is characterized in that described DVI signal pickup assembly is T230E.
8. a kind of multiple signals multi-screen splicing disposal system according to claim 7, is characterized in that the EP2C8Q208C8N that described FPGA data acquisition module and FPGA Data Segmentation transport module all adopt ALTERA company to produce.
9. a kind of multiple signals multi-screen splicing disposal system according to claim 8, is characterized in that the LPC2214 that described MCU module adopts En Zhi Pu company to produce.
10. a kind of multiple signals multi-screen splicing disposal system according to claim 9, it is characterized in that described storer adopts DDR2 SDRAM, described wireless module adopts wherein one or more of infrared module, bluetooth module, radio-frequency module, Wi-Fi module.
CN201410211843.6A 2014-05-20 2014-05-20 Multipath signal multi-screen splicing processing system Pending CN103971660A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410211843.6A CN103971660A (en) 2014-05-20 2014-05-20 Multipath signal multi-screen splicing processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410211843.6A CN103971660A (en) 2014-05-20 2014-05-20 Multipath signal multi-screen splicing processing system

Publications (1)

Publication Number Publication Date
CN103971660A true CN103971660A (en) 2014-08-06

Family

ID=51241080

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410211843.6A Pending CN103971660A (en) 2014-05-20 2014-05-20 Multipath signal multi-screen splicing processing system

Country Status (1)

Country Link
CN (1) CN103971660A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104467382A (en) * 2014-12-22 2015-03-25 中国西电电气股份有限公司 Phase shift trigger device and control method for chain type voltage source converter
CN104571996A (en) * 2015-01-05 2015-04-29 山东超越数控电子有限公司 Domestically-produced computer platform based split-screen achievement method
CN105187755A (en) * 2015-09-22 2015-12-23 山东超越数控电子有限公司 Signal conversion device, double video graphics array (VGA) display system and method
CN105404487A (en) * 2015-11-16 2016-03-16 浙江宇视科技有限公司 Splicing controller supporting redisplay function and control method therefor
CN105847927A (en) * 2016-05-09 2016-08-10 华东师范大学 Multi-source multi-mode high-speed video wireless synchronous display apparatus
CN110378912A (en) * 2019-07-12 2019-10-25 深圳码隆科技有限公司 Wrap up detection method, device, computer readable storage medium and computer equipment
CN112689103A (en) * 2020-12-18 2021-04-20 西安万像电子科技有限公司 Display control system and method of screen

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6104414A (en) * 1997-03-12 2000-08-15 Cybex Computer Products Corporation Video distribution hub
US20090049498A1 (en) * 2007-08-18 2009-02-19 Changrong Li Method to Extend HDMI and DVI Connections over Long Distances
CN101516015A (en) * 2008-12-31 2009-08-26 广东威创视讯科技股份有限公司 Multi-path video data acquiring, processing and transmitting device and method thereof
CN101710946A (en) * 2009-12-24 2010-05-19 中国航空工业集团公司第六三一研究所 System and method for switching and converting video signals
CN201928357U (en) * 2010-11-24 2011-08-10 北京格非科技发展有限公司 Multi-format multi-picture separator
CN102376293A (en) * 2010-08-19 2012-03-14 上海济丽信息技术有限公司 Image mosaic processor on basis of FPGA (Field Programmable Gata Array) and image mosaic method
CN203311817U (en) * 2013-07-08 2013-11-27 北京泽视科技有限公司 LED splicer
CN203966520U (en) * 2014-05-20 2014-11-26 河北科技大学 A kind of multiple signals multi-screen splicing disposal system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6104414A (en) * 1997-03-12 2000-08-15 Cybex Computer Products Corporation Video distribution hub
US20090049498A1 (en) * 2007-08-18 2009-02-19 Changrong Li Method to Extend HDMI and DVI Connections over Long Distances
CN101516015A (en) * 2008-12-31 2009-08-26 广东威创视讯科技股份有限公司 Multi-path video data acquiring, processing and transmitting device and method thereof
CN101710946A (en) * 2009-12-24 2010-05-19 中国航空工业集团公司第六三一研究所 System and method for switching and converting video signals
CN102376293A (en) * 2010-08-19 2012-03-14 上海济丽信息技术有限公司 Image mosaic processor on basis of FPGA (Field Programmable Gata Array) and image mosaic method
CN201928357U (en) * 2010-11-24 2011-08-10 北京格非科技发展有限公司 Multi-format multi-picture separator
CN203311817U (en) * 2013-07-08 2013-11-27 北京泽视科技有限公司 LED splicer
CN203966520U (en) * 2014-05-20 2014-11-26 河北科技大学 A kind of multiple signals multi-screen splicing disposal system

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104467382A (en) * 2014-12-22 2015-03-25 中国西电电气股份有限公司 Phase shift trigger device and control method for chain type voltage source converter
CN104467382B (en) * 2014-12-22 2017-10-31 中国西电电气股份有限公司 The phase-shifting trigger device and control method of a kind of chain type voltage source converter
CN104571996A (en) * 2015-01-05 2015-04-29 山东超越数控电子有限公司 Domestically-produced computer platform based split-screen achievement method
CN105187755A (en) * 2015-09-22 2015-12-23 山东超越数控电子有限公司 Signal conversion device, double video graphics array (VGA) display system and method
CN105404487A (en) * 2015-11-16 2016-03-16 浙江宇视科技有限公司 Splicing controller supporting redisplay function and control method therefor
CN105404487B (en) * 2015-11-16 2018-09-14 浙江宇视科技有限公司 A kind of splicing controller and its control method for supporting echo function
CN105847927A (en) * 2016-05-09 2016-08-10 华东师范大学 Multi-source multi-mode high-speed video wireless synchronous display apparatus
CN105847927B (en) * 2016-05-09 2018-08-24 华东师范大学 High-speed video wireless synchronization display device under multiple source multi-mode
CN110378912A (en) * 2019-07-12 2019-10-25 深圳码隆科技有限公司 Wrap up detection method, device, computer readable storage medium and computer equipment
CN110378912B (en) * 2019-07-12 2021-11-16 深圳码隆科技有限公司 Package detection method and device, computer readable storage medium and computer equipment
CN112689103A (en) * 2020-12-18 2021-04-20 西安万像电子科技有限公司 Display control system and method of screen

Similar Documents

Publication Publication Date Title
CN103971660A (en) Multipath signal multi-screen splicing processing system
CN103226454B (en) A kind of method and system realizing multihead display
US20150279329A1 (en) Display and method for operating frames of multiple devices thereof
CN102857738A (en) Multi-screen control image display system, multi-screen control method and multi-screen control device
CN102609232A (en) Splicing display wall, display method, system and intelligent display device
US10262626B2 (en) Electronic interactive system and setting method thereof
US20110019156A1 (en) Projection system and method thereof
CN102611869A (en) Output-oriented network transmission technique of multi-screen splicing system
CN103428489A (en) Sending device and method for sharing screen capture
CN103092552A (en) Method and system for achieving multi-screen display
CN105553835A (en) Method and system of ultrahigh definition large screen for synchronously displaying client data interfaces
CN104915144A (en) Method for projecting double-screen interactive user interface
CN211207311U (en) One-screen multi-display technology based on display
CN203966520U (en) A kind of multiple signals multi-screen splicing disposal system
CN110727485A (en) Screen interface selectable sharing method and system
WO2017113704A1 (en) Television core board testing apparatus
CN212413300U (en) Large-screen visual display operation device
CN204377068U (en) A kind of touch display unit of changeable broadcasting ultra high-definition image
CN202102697U (en) Wireless automatic detection combined screen display device
CN102855112A (en) Device for screen control
CN210575042U (en) Liquid crystal splicing unit main board
CN102970499A (en) Television and display method for display screen
EP3179361B1 (en) External display system and external display method therefor
KR102113764B1 (en) AVN and the Method of Interconnecting with Smart Device
TWI663860B (en) Adjustable interface conversion method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140806

WD01 Invention patent application deemed withdrawn after publication