CN105187755A - Signal conversion device, double video graphics array (VGA) display system and method - Google Patents
Signal conversion device, double video graphics array (VGA) display system and method Download PDFInfo
- Publication number
- CN105187755A CN105187755A CN201510607573.5A CN201510607573A CN105187755A CN 105187755 A CN105187755 A CN 105187755A CN 201510607573 A CN201510607573 A CN 201510607573A CN 105187755 A CN105187755 A CN 105187755A
- Authority
- CN
- China
- Prior art keywords
- vga
- interface
- signal
- sdvo
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 43
- 238000000034 method Methods 0.000 title claims abstract description 32
- 230000009977 dual effect Effects 0.000 claims description 23
- 238000010586 diagram Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000010076 replication Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
The present invention provides a signal conversion device and a double VGA display system and method. The double VGA display system comprises a CPU, a PCH chip, a first VGA display screen and a second VGA display screen, wherein the CPU is used to output video signals, and the PCH chip is connected with the CPU and comprises a first VGA interface, a SDVO interface and the signal conversion device of the above claim 1; the first VGA interface is connected with the first VGA display screen, the signal conversion device is used to transform the SDVO interface into the second VGA interface, and the second VGA interface is connected with the second VGA display screen; the first VGA display screen is used to display the video signals outputted by the first VGA interface, and the second VGA display screen is used to display the video signals outputted by the second VGA interface. According to the scheme of the present invention, the double VGA display can be realized.
Description
Technical Field
The invention relates to the technical field of display, in particular to a signal conversion device, a dual-VGA display system and a method.
Background
With the continuous development of information technology, the configuration of computers is higher and higher. At present, more and more programs can be simultaneously run in a computer, and single-screen display gradually fails to meet the requirements of users, so that two displays are urgently needed to display the programs running in one computer.
At present, a CPU on a motherboard of some computers can simultaneously support two interfaces, namely, a VGA (video graphics array) interface and a DVI (digital visual interface), a display screen supported by a VGA protocol is accessed on the VGA, and a display screen supported by a DVI protocol is accessed on the DVI, so as to implement dual-screen display of the computer.
However, VGA and DVI are used as different display interfaces, and in practical situations, there may be a plurality of display screens supported by the same protocol, for example, a display screen supported by only a plurality of VGA protocols is included, so that dual-screen display cannot be realized by using VGA and DVI.
Disclosure of Invention
In view of the above, the present invention provides a signal conversion device, a dual VGA display system and a method thereof, so as to implement dual VGA display.
The present invention provides a signal conversion apparatus, comprising: a clock driver, a data latch, an encoder and a digital-to-analog converter; wherein,
the clock driver is connected with the external SDVO interface and used for driving the external SDVO interface to output SDVO _ CLK (+, -) and sending the SDVO _ CLK (+, -) to the data latch;
the data latch is connected with the external SDVO interface and the clock driver and is used for converting SDVO _ CLK (+, -) and SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output by the external SDVO interface into serial data and transmitting the serial data to the encoder;
the encoder is connected with the data latch and is used for encoding the serial data to output a line synchronization signal, a field synchronization signal, a red primary color digital signal, a green primary color digital signal and a blue primary color digital signal and sending the output red primary color digital signal, the output green primary color digital signal and the output blue primary color digital signal to the digital-to-analog converter;
and the digital-to-analog converter is connected with the encoder and is used for respectively converting the red primary color digital signal, the green primary color digital signal and the blue primary color digital signal into a red primary color analog signal, a green primary color analog signal and a blue primary color analog signal.
The invention provides a dual VGA display system, comprising: the device comprises a CPU, a PCH chip, a first VGA display screen and a second VGA display screen; wherein,
a CPU for outputting a video signal;
a PCH chip connected to the CPU, including a first VGA interface, an SDVO interface, and the signal conversion apparatus of claim 1;
the first VGA interface is connected with the first VGA display screen;
the signal conversion device is used for converting the SDVO interface into a second VGA interface, and the second VGA interface is connected with a second VGA display screen;
the first VGA display screen is used for displaying the video signal output by the first VGA interface;
and the second VGA display screen is used for displaying the video signal output by the second VGA interface.
Preferably, the first and second electrodes are formed of a metal,
further comprising: a serial controller;
the serial controller is connected with an I2C interface in the PCH chip and used for converting an I2C signal output by the I2C interface into a DDC signal.
Preferably, the first and second electrodes are formed of a metal,
the first VGA display screen and the second VGA display screen are respectively connected with the serial controller;
the DDC signal is used for setting display attributes of the first VGA display screen and the second VGA display screen respectively.
Preferably, the first and second electrodes are formed of a metal,
the first VGA interface and the second VGA interface are used for respectively outputting video signals output by the CPU;
or,
the first VGA interface and the second VGA interface are used for respectively outputting a first video signal and a second video signal, and the set of the first video signal and the second video signal is equal to the video signal output by the CPU.
The invention also provides a signal conversion method, which comprises the following steps:
driving an external SDVO interface to output SDVO _ CLK (+, -) by using a clock driver, and sending the SDVO _ CLK (+, -) to a data latch;
converting SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output by the SDVO _ CLK (+, -) and external SDVO interface into serial data by using a data latch, and transmitting the serial data to an encoder;
encoding the serial data by using an encoder to output a line synchronization signal, a field synchronization signal, a red primary color digital signal, a green primary color digital signal and a blue primary color digital signal, and sending the output red primary color digital signal, the output green primary color digital signal and the output blue primary color digital signal to a digital-to-analog converter;
the red, green and blue primary color digital signals are converted into red, green and blue primary color analog signals, respectively, using a digital-to-analog converter.
The invention also provides a double VGA display method based on the signal conversion method, which comprises the following steps:
connecting a first VGA interface in the PCH chip with an external first VGA display screen;
connecting a second VGA interface converted from the SDVO interface by the signal conversion device in the PCH chip with an external second VGA display screen;
and acquiring a video signal provided by an external CPU by using the PCH, outputting a corresponding video signal by using the first VGA interface so as to be displayed by an external first VGA display screen, and outputting a corresponding video signal by using the second VGA interface so as to be displayed by an external second VGA display screen.
Preferably, further comprising:
the I2C interface in the PCH chip is connected to a serial controller to convert the I2C signal output from the I2C interface into a DDC signal using the serial controller.
Preferably, further comprising:
connecting the serial controller with an external first VGA display screen and connecting the serial controller with an external second VGA display screen;
the I2C signal output by the I2C interface is controlled, so that the serial controller respectively sets the display attributes of the external first VGA display screen and the external second VGA display screen by using the DDC signal converted from the I2C signal.
Preferably, the first and second electrodes are formed of a metal,
the first VGA interface outputs a corresponding video signal, including: a video signal output by the CPU;
the second VGA interface outputs a corresponding video signal, including: a video signal output by the CPU;
or,
the first VGA interface outputs a corresponding video signal, including: a first video signal;
the second VGA interface outputs a corresponding video signal, including: a second video signal;
wherein the set of the first video signal and the second video signal is equal to the video signal output by the CPU.
The embodiment of the invention provides a signal conversion device, a dual VGA display system and a method, wherein a CPU is connected with a PCH chip, the PCH chip comprises a VGA interface and an SDVO interface, and the SDVO interface is converted into the VGA interface by using the signal conversion device, so that dual VGA display can be realized.
Drawings
Fig. 1 is a structural diagram of a signal conversion apparatus according to an embodiment of the present invention;
FIG. 2 is a block diagram of a dual VGA display system according to an embodiment of the present invention;
FIG. 3 is a flow chart of a signal conversion method according to an embodiment of the present invention;
fig. 4 is a flowchart of a dual VGA display method according to an embodiment of the present invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The main idea of the invention comprises: a PCH chip and a CPU are adopted to build a double VGA display system based on a Chiefriver platform. The PCH chip comprises a VGA interface for outputting VGA interface, and also comprises an SDVO interface for outputting SDVO signals. And the Chiefriver platform supports the split-screen display of a signal replication extension mode, so that the SDVO signal can be converted into the VGA signal in a video signal conversion mode in order to realize a dual-VGA display system. The invention also needs to select a proper signal conversion chip to build the signal conversion device.
An embodiment of the present invention provides a signal conversion apparatus, please refer to fig. 1, which is a schematic structural diagram of the signal conversion apparatus, wherein the signal conversion apparatus may include: a clock driver 101, a data latch 102, an encoder 103, and a digital-to-analog converter 104; wherein,
the clock driver 101 is connected with the external SDVO interface and used for driving the external SDVO interface to output SDVO _ CLK (+, -) and sending the SDVO _ CLK (+, -) to the data latch 102;
a data latch 102 connected to the external SDVO interface and the clock driver 101, for converting SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output from the external SDVO interface into serial data, and transmitting the serial data to the encoder 103;
an encoder 103 connected to the data latch 102, for encoding the serial data to output a row synchronization signal (HSYNC), a field synchronization signal (VSYNC), a red-color digital signal, a green-color digital signal, and a blue-color digital signal, and sending the output red-color digital signal, green-color digital signal, and blue-color digital signal to the digital-to-analog converter 104;
and the digital-to-analog converter 104 is connected to the encoder 103 and is configured to convert the red-color digital signal, the green-color digital signal, and the blue-color digital signal into a red-color analog signal (R), a green-color analog signal (G), and a blue-color analog signal (B), respectively.
According to the signal conversion device provided by this embodiment, it may be implemented to convert the SDVO interface into the VGA interface, where the VGA interface after conversion includes: a line synchronization signal, a field synchronization signal, a red primary color analog signal, a green primary color analog signal, and a blue primary color analog signal.
In this embodiment, the data latch 102 is a pulse level sensitive memory cell circuit that can change state under a specific input pulse level, i.e., temporarily store a signal to maintain a certain level state. The data latch 102 may be used for buffering, completing asynchronous between a high-speed controller and a slow-speed peripheral, solving a driving problem, and solving a problem that one I/O port can output or input.
In this embodiment, the encoder 103 is a device that compiles, converts, and formats signals (e.g., bitstreams) or data into a form of signals that can be communicated, transmitted, and stored. The encoder 103 may convert angular or linear displacements, referred to as a code wheel, into an electrical signal, referred to as a code scale. The serial data output from the data latch 102 is encoded by using the encoder 103 to output a line sync signal, a field sync signal, a red primary color digital signal, a green primary color digital signal, and a blue primary color digital signal included in the VGA signal. Wherein, the encoder 103 can be a 10-8 bit encoder.
Since the red, green and blue digital signals output by the encoder 103 after encoding the serial data are digital signals, in this embodiment, the digital-to-analog converter 104 is further required to convert the red, green and blue digital signals into red, green and blue analog signals, so as to convert the SDVO signal into the VGA signal.
According to the signal conversion device provided by the embodiment, the SDVO signal can be converted into the VGA signal, so that the signal conversion device can be applied to the PCH chip, the PCH chip can output two VGA signals, and double VGA display can be further realized.
An embodiment of the present invention provides a dual VGA display system implemented based on the signal conversion apparatus provided in the foregoing embodiment, please refer to fig. 2, which is a schematic structural diagram of the dual VGA display system, wherein the dual VGA display system may include: the system comprises a CPU201, a PCH chip 202, a first VGA display screen 203 and a second VGA display screen 204; wherein,
a CPU201 for outputting a video signal;
a PCH chip 202 connected to the CPU201 and including a first VGA interface 2021, an SDVO interface 2022, and the signal conversion device 2023 in the above embodiments;
the first VGA interface 2021 is connected to the first VGA display screen 203;
a signal conversion device 2023, configured to convert the SDVO interface 2022 into a second VGA interface 2024, where the second VGA interface 2024 is connected to the second VGA display screen 204;
the first VGA display screen 203 is used for displaying the video signal output by the first VGA interface 2021;
and the second VGA display screen 204 is used for displaying the video signal output by the second VGA interface 2024.
According to the dual VGA display system provided in this embodiment, the CPU is connected to the PCH chip, which includes a VGA interface and an SDVO interface, and the SDVO interface is converted into the VGA interface by using the signal conversion device, so that dual VGA display can be implemented.
In the present embodiment, the model of the CPU201 may be selected as I7-3555 LE. The CPU201 and the PCH chip may be connected via a DMI (direct media interface) and/or an FDI (Intel flexible display interface).
In this embodiment, a PCH (platform cpu controller hub) chip is an integrated south bridge of intel corporation. The PCH chip has all functions of the original ICH and also has the function of a management engine of the original MCH chip.
In a preferred embodiment of the present invention, the signal conversion device 2023 may be integrated in the PCH chip 202, or may be a device external to the PCH chip 202 and connected to the SDVO interface 2022 of the PCH chip 202.
In a preferred embodiment of the present invention, the dual VGA display system may further comprise: a serial controller 205; the serial controller 205 is connected to the I2C interface 2025 of the PCH chip 204, and is configured to convert the I2C signal output by the I2C interface 2025 into a DDC signal.
In a preferred embodiment of the present invention, the serial controller 205 may be integrated in the PCH chip 204, or may be a device located outside the PCH chip 204.
The I2C signals may include SPC signals and SPD signals, among others.
In this embodiment, the DDC signal is used to set display attributes for the first VGA display 203 and the second VGA display 204, respectively. The display attribute may include information of resolution, aspect ratio, etc. of the screen and store the information in Flash.
In a preferred embodiment of the present invention, the first VGA display 203 and the second VGA display 204 are respectively connected to the serial controller 205.
The first VGA display screen 203 and the second VGA display screen 204 achieve correct image display by acquiring the setting of the DDC to the display attribute.
Because the PCH chip 204 realizes dual VGA display, in a preferred embodiment of the present invention, the first VGA interface 2021 and the second VGA interface 2024 are used for outputting video signals output by the CPU, respectively; in this way, the video images displayed on the first VGA display screen 203 and the second VGA display screen 204 of the first VGA interface 2021 and the second VGA interface 2024 are the same.
Or,
the first VGA interface 2021 and the second VGA interface 2024 are configured to output a first video signal and a second video signal, respectively, where a set of the first video signal and the second video signal is equal to the video signal output by the CPU. In this way, the video frames displayed on the first VGA display screen 203 and the second VGA display screen 204 of the first VGA interface 2021 and the second VGA interface 2024 respectively realize the expansion of the video signals. For example, the video signal output by the CPU includes two video frames, wherein the first video frame is displayed by the first VGA display 203, and the second video frame is displayed by the second VGA display 204, thereby implementing the expansion of the video signal.
In this embodiment, the PCH chip 202 further includes a corresponding register for controlling the output of the VGA interface and the SDVO interface, and the corresponding register is enabled by changing the firmware, so that the output control of the VGA interface and the SDVO interface can be turned on, and the PCH chip 202 outputs two-way video signals.
Further, the PCH chip also includes an LVDS signal output by the LVDS interface, and when the LVDS signal needs to be used, the output of the LVDS signal can be controlled.
Further, the display switching of the video signal can also be realized by a command in the operating system.
An embodiment of the present invention provides a signal conversion method, please refer to fig. 3, which may include the following steps:
step 301: the external SDVO interface is driven by the clock driver to output SDVO _ CLK (+, -) and sends SDVO _ CLK (+, -) to the data latch.
Step 302: SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output from the SDVO interface to the external SDVO interface is converted into serial data using the data latch, and the serial data is transmitted to the encoder.
Step 303: and encoding the serial data by using an encoder to output a line synchronization signal, a field synchronization signal, a red primary color digital signal, a green primary color digital signal and a blue primary color digital signal, and sending the output red primary color digital signal, the output green primary color digital signal and the output blue primary color digital signal to a digital-to-analog converter.
Step 304: the red, green and blue primary color digital signals are converted into red, green and blue primary color analog signals, respectively, using a digital-to-analog converter.
An embodiment of the present invention further provides a dual VGA display method based on the signal conversion method provided in the foregoing embodiment, please refer to fig. 4, and the method may include the following steps:
step 401: and connecting a first VGA interface in the PCH chip with an external first VGA display screen.
Step 402: and connecting a second VGA interface converted from the SDVO interface by the signal conversion device in the PCH chip with an external second VGA display screen.
Step 403: and the PCH is used for acquiring a video signal provided by an external CPU, outputting a corresponding video signal by using the first VGA interface to be displayed by an external first VGA display screen, and outputting a corresponding video signal by using the second VGA interface to be displayed by an external second VGA display screen.
In a preferred embodiment of the present invention, the I2C interface in the PCH chip is connected to a serial controller to convert the I2C signal output from the I2C interface into a DDC signal using the serial controller.
In a preferred embodiment of the present invention, the serial controller is connected to a first VGA display screen and the serial controller is connected to a second VGA display screen; the I2C signal output by the I2C interface is controlled, so that the serial controller respectively sets the display attributes of the external first VGA display screen and the external second VGA display screen by using the DDC signal converted from the I2C signal.
In a preferred embodiment of the present invention, the first VGA interface outputs a corresponding video signal, including: a video signal output by the CPU; the second VGA interface outputs a corresponding video signal, including: a video signal output by the CPU;
or,
the first VGA interface outputs a corresponding video signal, including: a first video signal;
the second VGA interface outputs a corresponding video signal, including: a second video signal;
wherein, the set of the first video signal and the second video signal is equal to the video signal output by the CPU.
In summary, the embodiment of the present invention can at least achieve the following beneficial effects:
1. in the embodiment of the invention, the CPU is connected with the PCH chip, the PCH chip comprises a VGA interface and an SDVO interface, and the SDVO interface is converted into the VGA interface by using the signal conversion device, so that double VGA display can be realized.
2. In the embodiment of the present invention, the purpose of converting the SDVO interface into the VGA interface can be achieved by using the clock driver, the data latch, the encoder, and the digital-to-analog converter, wherein the VGA interface after conversion includes: a line synchronization signal, a field synchronization signal, a red primary color analog signal, a green primary color analog signal, and a blue primary color analog signal.
Since the contents of information interaction, execution process, and the like between the units in the device are based on the same concept as the method embodiment of the present invention, specific contents may refer to the description in the method embodiment of the present invention, and are not described herein again.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising a" does not exclude the presence of other similar elements in a process, method, article, or apparatus that comprises the element.
Those of ordinary skill in the art will understand that: all or part of the steps for realizing the method embodiments can be completed by hardware related to program instructions, the program can be stored in a computer readable storage medium, and the program executes the steps comprising the method embodiments when executed; and the aforementioned storage medium includes: various media that can store program codes, such as ROM, RAM, magnetic or optical disks.
Finally, it is to be noted that: the above description is only a preferred embodiment of the present invention, and is only used to illustrate the technical solutions of the present invention, and not to limit the protection scope of the present invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention shall fall within the protection scope of the present invention.
Claims (10)
1. A signal conversion apparatus, comprising: a clock driver, a data latch, an encoder and a digital-to-analog converter; wherein,
the clock driver is connected with the external SDVO interface and used for driving the external SDVO interface to output SDVO _ CLK (+, -) and sending the SDVO _ CLK (+, -) to the data latch;
the data latch is connected with the external SDVO interface and the clock driver and is used for converting SDVO _ CLK (+, -) and SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output by the external SDVO interface into serial data and transmitting the serial data to the encoder;
the encoder is connected with the data latch and is used for encoding the serial data to output a line synchronization signal, a field synchronization signal, a red primary color digital signal, a green primary color digital signal and a blue primary color digital signal and sending the output red primary color digital signal, the output green primary color digital signal and the output blue primary color digital signal to the digital-to-analog converter;
and the digital-to-analog converter is connected with the encoder and is used for respectively converting the red primary color digital signal, the green primary color digital signal and the blue primary color digital signal into a red primary color analog signal, a green primary color analog signal and a blue primary color analog signal.
2. A dual VGA display system comprising: the device comprises a CPU, a PCH chip, a first VGA display screen and a second VGA display screen; wherein,
a CPU for outputting a video signal;
a PCH chip connected to the CPU, including a first VGA interface, an SDVO interface, and the signal conversion apparatus of claim 1;
the first VGA interface is connected with the first VGA display screen;
the signal conversion device is used for converting the SDVO interface into a second VGA interface, and the second VGA interface is connected with a second VGA display screen;
the first VGA display screen is used for displaying the video signal output by the first VGA interface;
and the second VGA display screen is used for displaying the video signal output by the second VGA interface.
3. The dual VGA display system of claim 2,
further comprising: a serial controller;
the serial controller is connected with an I2C interface in the PCH chip and used for converting an I2C signal output by the I2C interface into a DDC signal.
4. The dual VGA display system of claim 3,
the first VGA display screen and the second VGA display screen are respectively connected with the serial controller;
the DDC signal is used for setting display attributes of the first VGA display screen and the second VGA display screen respectively.
5. The dual VGA display system of any of claims 2-4,
the first VGA interface and the second VGA interface are used for respectively outputting video signals output by the CPU;
or,
the first VGA interface and the second VGA interface are used for respectively outputting a first video signal and a second video signal, and the set of the first video signal and the second video signal is equal to the video signal output by the CPU.
6. A method of signal conversion, comprising:
driving an external SDVO interface to output SDVO _ CLK (+, -) by using a clock driver, and sending the SDVO _ CLK (+, -) to a data latch;
converting SDVO _ R (+, -), SDVO _ G (+, -), SDVO _ B (+, -) output by the SDVO _ CLK (+, -) and external SDVO interface into serial data by using a data latch, and transmitting the serial data to an encoder;
encoding the serial data by using an encoder to output a line synchronization signal, a field synchronization signal, a red primary color digital signal, a green primary color digital signal and a blue primary color digital signal, and sending the output red primary color digital signal, the output green primary color digital signal and the output blue primary color digital signal to a digital-to-analog converter;
the red, green and blue primary color digital signals are converted into red, green and blue primary color analog signals, respectively, using a digital-to-analog converter.
7. A dual VGA display method based on the signal conversion method of claim 6, comprising:
connecting a first VGA interface in the PCH chip with an external first VGA display screen;
connecting a second VGA interface converted from the SDVO interface by the signal conversion device in the PCH chip with an external second VGA display screen;
and acquiring a video signal provided by an external CPU by using the PCH, outputting a corresponding video signal by using the first VGA interface so as to be displayed by an external first VGA display screen, and outputting a corresponding video signal by using the second VGA interface so as to be displayed by an external second VGA display screen.
8. The dual VGA display method of claim 7, further comprising:
the I2C interface in the PCH chip is connected to a serial controller to convert the I2C signal output from the I2C interface into a DDC signal using the serial controller.
9. The dual VGA display method of claim 8, further comprising:
connecting the serial controller with an external first VGA display screen and connecting the serial controller with an external second VGA display screen;
the I2C signal output by the I2C interface is controlled, so that the serial controller respectively sets the display attributes of the external first VGA display screen and the external second VGA display screen by using the DDC signal converted from the I2C signal.
10. The dual VGA display method of any of claims 7-9,
the first VGA interface outputs a corresponding video signal, including: a video signal output by the CPU;
the second VGA interface outputs a corresponding video signal, including: a video signal output by the CPU;
or,
the first VGA interface outputs a corresponding video signal, including: a first video signal;
the second VGA interface outputs a corresponding video signal, including: a second video signal;
wherein the set of the first video signal and the second video signal is equal to the video signal output by the CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510607573.5A CN105187755A (en) | 2015-09-22 | 2015-09-22 | Signal conversion device, double video graphics array (VGA) display system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510607573.5A CN105187755A (en) | 2015-09-22 | 2015-09-22 | Signal conversion device, double video graphics array (VGA) display system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105187755A true CN105187755A (en) | 2015-12-23 |
Family
ID=54909578
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510607573.5A Pending CN105187755A (en) | 2015-09-22 | 2015-09-22 | Signal conversion device, double video graphics array (VGA) display system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105187755A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090268087A1 (en) * | 2008-04-29 | 2009-10-29 | Shenzhen Mindray Bio-Medical Electronics Co., Ltd. | Device and method for ultrasonic video display |
| CN202677260U (en) * | 2012-06-08 | 2013-01-16 | 联想(北京)有限公司 | Computer and display card and mainboard thereof |
| CN203192366U (en) * | 2013-01-17 | 2013-09-11 | 西安奇维科技股份有限公司 | SDVO and VGA conversion device based on FPGA |
| CN103971660A (en) * | 2014-05-20 | 2014-08-06 | 河北科技大学 | Multipath signal multi-screen splicing processing system |
| CN104571996A (en) * | 2015-01-05 | 2015-04-29 | 山东超越数控电子有限公司 | Domestically-produced computer platform based split-screen achievement method |
-
2015
- 2015-09-22 CN CN201510607573.5A patent/CN105187755A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090268087A1 (en) * | 2008-04-29 | 2009-10-29 | Shenzhen Mindray Bio-Medical Electronics Co., Ltd. | Device and method for ultrasonic video display |
| CN202677260U (en) * | 2012-06-08 | 2013-01-16 | 联想(北京)有限公司 | Computer and display card and mainboard thereof |
| CN203192366U (en) * | 2013-01-17 | 2013-09-11 | 西安奇维科技股份有限公司 | SDVO and VGA conversion device based on FPGA |
| CN103971660A (en) * | 2014-05-20 | 2014-08-06 | 河北科技大学 | Multipath signal multi-screen splicing processing system |
| CN104571996A (en) * | 2015-01-05 | 2015-04-29 | 山东超越数控电子有限公司 | Domestically-produced computer platform based split-screen achievement method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109830204B (en) | Time schedule controller, display driving method and display device | |
| CN102349100B (en) | Multi-monitor display | |
| US9396695B2 (en) | Source driver and method for driving display device | |
| US10887544B2 (en) | Apparatus and method for switching and converting video signals | |
| CN107665105B (en) | Display equipment interface conversion device, multi-screen display system and multi-screen display method | |
| US8477132B2 (en) | Device and method for driving image display device | |
| CN101533618B (en) | Display device, display method and computer | |
| KR101987186B1 (en) | Multi Vision System And Method Of Driving The Same | |
| CN102123247B (en) | Loop-connection system for splicing unit and implementation method thereof | |
| KR20150077598A (en) | Wireless display sink device | |
| CN104333721A (en) | Multi-core displaying control method and device | |
| JP2014022839A (en) | Electronic display device and method for controlling electronic display device | |
| US20170154592A1 (en) | Display device capable of performing black frame insertion | |
| KR102212208B1 (en) | Data Driving Circuit Device for Display Device and Display Device having the same | |
| US9305510B2 (en) | LCD driving module, LCD device, and method for driving LCD | |
| CN103503466A (en) | Method and apparatus for fast data delivery on a digital pixel cable | |
| US10629152B2 (en) | Image signal preparation circuit, image signal preparation method, and recording medium storing image signal preparation program for display drive circuit | |
| CN108055480B (en) | Single-channel video signal input multi-window display | |
| CN105187755A (en) | Signal conversion device, double video graphics array (VGA) display system and method | |
| KR20120140619A (en) | Column drivers with embedded high-speed video interface timing controller | |
| KR101611912B1 (en) | Display device | |
| CN212135115U (en) | Signal conversion system of ink screen cell-phone | |
| US20060050034A1 (en) | Apparatus for controlling color liquid crystal display and method thereof | |
| CN204857142U (en) | Signal extension display device | |
| CN104103252A (en) | Gamma voltage generating device, grayscale voltage generating device and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20151223 |