CN103956325B - The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor - Google Patents

The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor Download PDF

Info

Publication number
CN103956325B
CN103956325B CN201410210984.6A CN201410210984A CN103956325B CN 103956325 B CN103956325 B CN 103956325B CN 201410210984 A CN201410210984 A CN 201410210984A CN 103956325 B CN103956325 B CN 103956325B
Authority
CN
China
Prior art keywords
film sample
gto
preparation
layer
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410210984.6A
Other languages
Chinese (zh)
Other versions
CN103956325A (en
Inventor
单福凯
刘国侠
刘奥
谭惠月
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qingdao University
Original Assignee
Qingdao University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qingdao University filed Critical Qingdao University
Priority to CN201410210984.6A priority Critical patent/CN103956325B/en
Publication of CN103956325A publication Critical patent/CN103956325A/en
Application granted granted Critical
Publication of CN103956325B publication Critical patent/CN103956325B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28229Making the insulator by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention belongs to semiconductor material thin film transistor preparing technical field, it relates to the preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor, first grow GTO MULTILAYER COMPOSITE sull and obtain laminated film sample; Again laminated film sample is annealed the preparation of GTO high K medium dielectric layer, obtained the film sample containing GTO dielectric layer; Then the film sample containing GTO dielectric layer is put into the surface of the indoor cleaning film sample of ion beam sputtering, the film sample after being cleaned; Again the GTO dielectric layer of film sample after cleaning deposits ITZO semiconductor channel layer, obtain channel layer thin film sample; On channel layer thin film sample, finally prepare source, leakage metal electrode, obtain the ITZO thin film transistor of MULTILAYER COMPOSITE oxide compound GTO high k dielectric layer; Its technique is simple, and principle is reliable, and cost is low, good product performance, and preparation environmental friendliness, application prospect is good.

Description

The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor
Technical field:
The invention belongs to semiconductor material thin film transistor preparing technical field, relate to a kind of MULTILAYER COMPOSITE oxide compound (GTO) high k dielectric and novel semi-conductor channel material indium titanium zinc oxide (In-Ti-Zn-O, ITZO) preparation technology of quad alloy sull, the particularly preparation method of a kind of MULTILAYER COMPOSITE oxide compound GTO high K medium thin film transistor.
Background technology:
In recent years, thin film transistor (ThinFilmTransistor, TFT) at driven with active matrix liquid crystal display device (ActiveMatrixLiquidCrystalDisplay, AMLCD) vital role has been played in, more and more ripe from low temperature amorphous silicon TFT to the technology of high temperature polysilicon TFT, application also not only can drive LCD but also can drive OLED (OrganicLightEmittingDiodes) and Electronic Paper from LCD (LiquidCrystalDisplay) can only be driven to develop into. Along with semiconductor process technology improves constantly, Pixel Dimensions constantly reduces, the resolving power of display screen is also more and more higher, TFT is as driving the switch application of pixel in the display devices such as liquid-crystal display (TFT-LCD), wherein the size of grid dielectric materials energy gap determines the size of leakage current, and its relative permittivity then determines the size (i.e. energy consumption size) of device subthreshold swing. Along with the development of large-scale integrated circuit, the characteristic dimension as the MOS (metal-oxide-semiconductor) transistor of si-substrate integrated circuit core devices constantly reduces always, and it reduces rule and follows Moore's Law. At present lithographic dimensioned has reached 28nm, CMOS gate equivalent oxide thickness drops to below 1nm, the thickness of gate oxide is close to interatomic distance (IEEEElectronDeviceLett.2004,25 (6): 408-410), along with the reduction of equivalent oxide thickness can cause tunnel effect; Research shows SiO2Thickness when reducing to 1.5nm by 3.5nm grid leakage current by 10-12A/cm2Increase to 10A/cm2(IEEEElectronDeviceLett.1997,18 (5): 209-211), bigger leakage current can cause high power consumption and corresponding heat dissipation problem, this all causes disadvantageous impact for device integration, reliability and life-span, is therefore badly in need of the high dielectric material replacement traditional Si O that research and development make new advances2. At present, extensively adopt in MOS integrated circuit technology high-k (high k) gate medium to increase capacitance density and reduce grid leakage current, high-g value because of its big specific inductivity, with SiO2When having same equivalent gate oxide thickness (EOT), its actual (real) thickness compares SiO2Big many, thus solve SiO2Because of the problem produced close to the physical thickness limit.
The existing novel high-k dielectric material becoming research focus comprises Al2O3(ElectronicalandSolid-StateLetters, 12, H123,2009), Y2O3(AppliedSurfaceScience.256,2245,2010),��ZrO2(AppliedPhysicsLetters,99,232101,2011),��Sc2O3(AppliedPhysicsLetters,101,232109,2012)��HfO2(JournalofAppliedPhysics, 107,014104,2010) and Ta2O5(IEEEElectronDeviceLetters, 31,1245,2010) etc.; TFT device is film-type structure, and the specific inductivity of its gate dielectric layer, surfaceness, compactness extent are very big to the electric property of TFT. By consulting existing related article, patent, not yet find to utilize the Atomic layer deposition method of plasma enhancing to prepare Ga2O3,TiO2MULTILAYER COMPOSITE oxide compound (GTO) is as the relevant report of thin film transistor grid dielectric materials. In GTO composite oxides, Ga2O3And TiO2As two kinds of wide bandgap semiconductor (Ga2O3Energy gap be 4.8eV, TiO2Energy gap be 3.2eV), there is the big (Ga of relative permittivity2O3Specific inductivity is 10-14, TiO2Specific inductivity is 80-160) etc. advantage, its composite structure will be a kind of desirable high-k dielectric material. Utilizing GTO film prepared by the technique for atomic layer deposition of plasma enhancing as the novel high-k dielectric material of one, its energy gap is 4.0eV, and relative permittivity reaches 30 (much larger than SiO2Own specific inductivity 9). In addition, GTO film has very high thermostability and disruptive field intensity, and Sauerstoffatom has very strong blocking capability, and therefore, the GTO height K thin film utilizing the technique for atomic layer deposition of plasma enhancing to prepare is suitable as the gate dielectric layer of thin film transistor very much.
Ald (AtomicLayerDeposition of the prior art, ALD), it is called atomic layer epitaxy (AtomicLayerEpitaxy at first, ALE), also referred to as atomic layer chemical vapor deposition (AtomicLayerChemicalVaporDeposition, ALCVD). Technique for atomic layer deposition is adopted to prepare film due to the deposition uniformity of its excellence and consistence, deposition parameter is such as thickness, the high controllability of structure, make it have a wide range of applications potentiality in fields such as micro-nano electronics and nano materials, therefore adopt ald preparation technology can prepare the GTO high K medium film of high quality and accurate thickness. But the general temperature requirement utilizing ALD technique deposit film reaches more than 500 DEG C, and the ald of plasma enhancing (Plasma-EnhancedAtomicLayerDeposition, PE-ALD) by the enhancement of plasma, film deposition temperature can be made greatly to reduce, even at room temperature just can film forming. As the technology of preparing of a kind of semiconductor channel layer, rf magnetron sputtering (Radio-FrequencyMagnetronSputtering) has that sedimentation velocity is fast, base material temperature rise is low, the damage of rete is little; Sputtering technology favorable repeatability, it is possible to obtain the uniform film of thickness on large area substrates; Different metal, alloy, oxide compound can mix, the first-class advantage of substrate can be sputtered at simultaneously, industrially it is widely used, utilizes radiofrequency magnetron sputtering technology to prepare reliability height and the good new multicomponent semiconductor channel layer of repeatability becomes the technology contents that industry inquiring into.
At present, the Synthesis and applications technology of amorphous oxides indium gallium zinc oxygen (IGZO) thin film transistor has open source literature, and big quantity research has done in various countries of Japan and Korea S., in indium-zinc oxide (In-Zn-O, IZO) system, doped gallium (Ga) is being formed thus solve the problem that carrier concentration is too high in order to unbound electron too much in inhibition system and Lacking oxygen. consider and the binding ability of titanium atom (Ti) and oxygen it is higher than the binding ability of Ga atom and oxygen (titanium atom has lower Standard Electrode Potentials compared to gallium atom, ChinesePhysicsLetters, 30, 127301, 2013), can predict that the IZO system mixing Ti has the effect OFF state power consumption size of thin film transistor (concentration of current carrier be directly connected to) better suppressing carrier concentration in theory, so a kind of novel quad alloy indium titanium zinc oxide (ITZO) will become a kind of transparent amorphous oxide system having very much researching value, it is that the thin film transistor of channel layer overcomes the lower carrier mobility of non-crystalline silicon tft (generally at 0.1-1.0cm taking ITZO2��V-1��s-1In scope) problem, such that it is able to accomplish high speed, high brightness, high-contrast display screen information, ITZO film has the feature (being greater than 80% in visible light wave range transmitance) of high-clarity in addition, its TFT is as the pixel switch of AMLCD, to greatly improve the opening rate of active matrix, it is to increase while brightness, reduce power consumption. Adopt magnetron sputtering technique can realize large area film deposition, compare tradition non-crystalline silicon and there is higher electronic mobility and homogeneity, utilizing low-temperature annealing technology to make its cost of manufacture cheaper in addition, these character make its transparent electron display device field in future have very wide potential market.
Summary of the invention:
It is an object of the invention to overcome the shortcoming of prior art existence, seek to design and provide the preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor, adopt the atomic layer deposition sum short annealing technology of plasma enhancing to prepare GTO (Ga2O3��TiO2) MULTILAYER COMPOSITE oxide compound is as high K medium; At room temperature adopt radio frequency magnetron sputtering method prepare high permeability, high mobility novel I TZO quad alloy semiconductor film as channel layer.
In order to realize above-mentioned purpose, the technical scheme of the present invention comprises following processing step:
(1), the preparation of GTO high K medium dielectric layer: adopt purity to be the [(CH of 100%3)2GaNH2]3With the Ti [N (CH that purity is 100%3)2]4Respectively as Ga2O3And TiO2Presoma; With the technique for atomic layer deposition growth GTO MULTILAYER COMPOSITE sull of plasma enhancing at room temperature to 600 DEG C, the physical thickness of every layer is 20-40nm; Ga2O3And TiO2Film is preparation alternately, and total number of plies is 2-20 layer, obtains laminated film sample; By the laminated film sample of preparation in high-purity N2In atmosphere, control temperature is 200-600 DEG C of annealing 8-12 minute, completes the preparation of GTO high K medium dielectric layer, obtains the film sample containing GTO dielectric layer;
(2), the surface cleaning of film sample: the film sample containing GTO dielectric layer is put into ion beam sputtering indoor, adopts ion beam sputtering technology to utilize the Ar ionized out+Clean the surface of film sample, remove surface contaminant; In cleaning process, argon flow amount is 2-6SCCM; Cleaning device operating air pressure is 4 �� 10-2Pa; Line is 5-20mA; Scavenging period is 50-70 second, completes the surface cleaning of film sample, the film sample after being cleaned;
(3), the preparation of ITZO semiconductor channel layer: utilize conventional radiofrequency magnetron sputtering technology, adopt ZnO and TiO2Alloys target and In2O3The mode of the double target co-sputtering of target, on the GTO dielectric layer of film sample after cleaning, room temperature deposition thickness is the ITZO semiconductor channel layer of 20-200nm, obtains channel layer thin film sample; Wherein oxide target material powder purity is all higher than 99.99%;
(4), the preparation of source, leakage metal electrode: utilize conventional vacuum thermal evaporation to prepare source, leakage metal electrode on channel layer thin film sample, namely the ITZO thin film transistor of MULTILAYER COMPOSITE oxide compound GTO high k dielectric layer is obtained, its threshold voltage is 0.19V, subthreshold swing is 64mV/dec, and current on/off ratio is less than 2 �� 105, high comprehensive performance.
During employing ald (PE-ALD) the deposition techniques GTO high K medium dielectric layer that step of the present invention (1) relates to, select heavily doped P-type silicon 100 as substrate, acetone and the purity alcohol ultrasonic cleaning that is greater than 99.0% of 99.0% it is greater than successively by purity, then repeatedly rinsing with deionized water, nitrogen blows puts into deposition (PE-ALD) reaction chamber by silicon substrate after doing; Recycling ald (PE-ALD) deposition techniques GTO high K medium dielectric layer, adopts purity to be the [(CH of 100% respectively3)2GaNH2]3With the Ti [N (CH that purity is 100%3)2]4As Ga2O3And TiO2Presoma, rare gas element Ar as the carrier gas transporting reaction source, oxygen as reaction gas, under the effect of plasma body, Ga2O3And TiO2Presoma and oxygen generation chemical reaction generate Ga2O3And TiO2, its depositing temperature is room temperature to 600 DEG C, and deposition (PE-ALD) reaction chamber pressure is 0.1-1Torr; Ga2O3And TiO2By layer growth, deposition (PE-ALD) technology is utilized first to deposit 8-12 unimolecular layer Ga on a silicon substrate2O3Film, then at Ga2O3Film continues deposition 8-12 unimolecular layer TiO2Film, replaces 2-20 time successively, forms the laminated film sample of 2-20 layer; Deposit one layer of Ga2O or TiO2The reaction time of film comprises: the time of the inertia current-carrying gas removal resistates of the gallium source of 0.1-10 second or titanium source gas pulses time, the inertia current-carrying gas removal residue time of 2-50 second, the oxygen gas plasma burst length of 0.1-10 second and 2-50 second.
It is the medium layer surface utilizing ion beam cleaning rifle to clean film sample that employing ion beam sputtering technology described in step of the present invention (2) cleans film sample surface, first the film sample containing GTO dielectric layer being put into ion beam sputtering chamber interior, being extracted into vacuum pressure is 3 �� 10-4Leading to into argon gas after Pa, heater current adds to 4A to tungsten filament preheating, and preheating carries out pre-sputtering after completing, and its beam intensity is 8-12mA, and sparking voltage is 60-80V, and operating air pressure is 4 �� 10-2Pa; Film sample shifting to target position is carried out cleaning medium layer surface after completing by pre-sputtering, is cleaned 50-60 second by GTO film surface, effectively removing film sample surface contaminant under ensureing the experiment condition of pre-sputtering.
Material ITZO (the In of the semiconductor channel layer described in step of the present invention (3)2O3,TiO2, ZnO) and the conventional radiofrequency magnetron sputtering technology room temperature preparation of quad alloy oxide compound, regulate different atom ratio in film sample, control channel layer ITZO carrier concentration by changing sputtering power; Or by regulating argon gas, oxygen pneumatic than the resistivity and the carrier concentration that regulate ITZO film.
The vacuum thermal evaporation related in step of the present invention (4) utilizes stainless steel mask to prepare source-drain electrode, and electrode raceway groove long-width ratio is 1:4-1:20; Thermal evaporation electric current is 30-50A; Obtained source, leak electricity very metallic aluminium, gold, nickel electrode, thickness of electrode is 50-200nm.
The present invention is compared with prior art, have the following advantages: one is that thin film transistor dielectric layer completes in atomic layer deposition apparatus, the relative physics filming equipment of technique for atomic layer deposition has excellent deposition uniformity and consistence, deposition parameter such as thickness, the high controllability of structure; Relative to other chemical processes, technique for atomic layer deposition has film densification, film forming one after another advantages of higher; Two is adopt high-purity [(CH3)2GaNH2]3With Ti [N (CH3)2]4As Ga2O3And TiO2Starting material presoma, by the control deposition number of plies can effective control grid thickness of dielectric layers, what meet large-scale integrated circuit develops the requirement to accurate control device size; The multilayer materials GTO that three is obtained belongs to novel high-k dielectric material (having no report), and energy gap is 4.0eV, and specific inductivity reaches 30 (much larger than SiO2Specific inductivity 9 own), its high dielectric characteristics meets the requirement of modern technique of display for high-g value completely; And the high permeability that GTO film has itself (visible light wave range is greater than 80%) meets the requirement of transparent electronics; Four is that GTO film is in high-purity N2In atmosphere, short annealing process, is avoiding SiO2While producing, it is to increase the compactness of GTO grid dielectric materials and electrical properties; Five is that growth has the sample of GTO put into indoor, ion beam sputtering chamber, and we utilize ion beam cleaning rifle " cleaning " GTO sample surfaces, avoid the interface pollution thing between GTO dielectric layer and semiconductor channel layer to the deterioration of TFT device property; Six is that in thin film transistor, semiconductor channel layer completes in rf magnetron sputtering equipment, and magnetron sputtering technique has that sedimentation velocity is fast, base material temperature rise is low, the damage of rete is little; Sputtering technology favorable repeatability, it is possible to obtain the uniform film of thickness on large area substrates; Different metal, alloy, oxide compound can carry out mixing and cosputtering is to the first-class advantage of substrate simultaneously; Seven be with magnetically controlled sputter method deposition alloy semiconductor layer be a kind of novel quad alloy oxide compound (ITZO), adopt ZTO target material (ZnO, TiO2Alloys target purity is 99.99%) and In2O3The mode of (purity is 99.99%) target material cosputtering; The extremely high transmitance (visible light wave range is greater than 80%) that ITZO film has itself, meets the requirement of transparent electronics; The low temperature manufacturing technology that room temperature preparation condition and flat panel display require is mutually compatible; Quad alloy amorphous oxide thin film technology is conducive to improving thin film stability in addition, thus improves TFT device stability; Its general embodiment cost is low, and technique is simple, and principle is reliable, good product performance, and preparation environmental friendliness, application prospect is good, it may be achieved big area prepares high performance thin film transistor.
Accompanying drawing illustrates:
Fig. 1 is the structural principle schematic diagram of the GTO film that the present invention is prepared on substrate.
Fig. 2 is the structural principle schematic diagram of GTO composite oxide film transistor prepared by the present invention.
Fig. 3 is the output characteristic curve of thin film transistor prepared by the present invention, and wherein a is VGS=0V; B is VGS=10V; C is VGS=20V; D is VGS=30V.
Fig. 4 is the transfer characteristic curve of thin film transistor prepared by the present invention, and wherein a is subthreshold swing=64mV/dec; B is threshold voltage=0.19V.
Fig. 5 is the semiconductor channel layer InTiZnO film that the present invention relates to transmittance curve at visible light wave range.
Fig. 6 is X-ray diffraction (XRD) collection of illustrative plates of the semiconductor channel layer InTiZnO film that the present invention relates to, and ITZO film is noncrystalline state.
Embodiment:
Below by specific embodiment and the present invention is described by reference to the accompanying drawings further.
Embodiment 1:
The present embodiment prepares the MULTILAYER COMPOSITE oxide compound GTO high K medium thin film transistor of a kind of bottom grating structure, and its concrete preparation process is:
(1) technique for atomic layer deposition is adopted to prepare GTO high K medium film, see Fig. 1:
Step 1: select P-type silicon 100 as substrate, successively with each 5 minutes of acetone, alcohol ultrasonic cleaning substrate, after repeatedly rinsing with deionized water, high pure nitrogen blows dry, obtains clean substrate;
Step 2: preparation GTO high k dielectric layer: the substrate of cleaning is put into PE-ALD reaction chamber immediately, is 200 DEG C in temperature, when reaction chamber pressure is 0.1Torr, with Ti [N (CH3)2]4As the presoma of titanium, [(CH3)2GaNH2]3As the presoma of gallium, oxygen is as the reaction gas of plasma oxygen, and argon gas, as current-carrying gas, adopts PE-ALD technology to grow the GTO medium layer of 36nm on P type (100) silicon substrate; The deposit of GTO is based on [(CH3)2GaNH2]3��Ti[N(CH3)2]4And the chemical reaction between oxygen:
Ti[N(CH3)2]4+O2��TiO2+ resultant
[(CH3)2GaNH2]3+O2��Ga2O3+ resultant
When forming GTO high-k dielectric layer, unimolecular layer number of deposition cycles elects 100 times as; The reaction time of a deposition GTO comprises: Ti [N (CH3)2]4Or [(CH3)2GaNH2]3Burst length t1It it is 1 second; It is t that argon gas removes the entrap bubble time2=50 seconds; The oxygen gas plasma burst length is t3=1 second; It is t that argon gas removes the time of residual oxygen and reflection resultant4=50 seconds; The time needed for reaction of a deposition GTO is T=t1+t2+t3+t4=102 seconds;
Step 3: in high-purity N2Under atmosphere, GTO film sample being carried out short annealing process, annealing temperature is 500 DEG C, and heat-up rate often divides 30 DEG C, and annealing time is 10 minutes;
(2) ion beam cleaning rifle cleans dielectric layer surface:
Step 1: pre-sputtering, puts into ion beam chamber inside by GTO sample, high vacuum (3 �� 10 to be extracted into-4Pa) leading to afterwards into 4SCCM argon gas, heater current adds to 4A, and sparking voltage is 70V, preheating 5 minutes, pre-sputtering 10 minutes after preheating completes, and now beam intensity is 10mA, and sparking voltage is 70V, and operating air pressure is 4 �� 10-2Pa;
Step 2: clean GTO dielectric layer, moves sample and tests to corresponding target position, under ensureing the experiment condition of pre-sputtering, GTO film surface is cleaned 1 minute;
Step 3: in high vacuum (3 �� 10 after to be cleaned-4Pa) under, sample is directly transported to the indoor specimen holder in magnetron sputtering chamber from ion beam chamber, effectively avoids the detrimentally affect that impurity in air drops down onto interface and causes;
(3) ITZO channel layer is prepared: select ITZO channel layer growth parameter(s): background air pressure is 1-2 �� 10-4Pa; Target group part is ZnO+TiO2Alloys target and In2O3Target, ZnO and TiO2Purity be 99.99%, In2O3Purity be 99.99%; Sputtering power is ZTO=70W, In2O3=50W; Sputter gas is Ar flow is 60SCCM, O2Flow is 2.5SCCM; Growth air pressure is 1Pa; Growth temperature is room temperature; Growth time is 20min; Film thickness is 120nm;
(4) method of vacuum thermal evaporation is adopted to prepare source, leakage metal electrode: by the mode of thermal evaporation, the stainless steel mask being 1000/100 ��m by breadth-length ratio above ITZO channel layer prepares the thick metallic nickel electrode of 100nm, and thermal evaporation electric current is 50A;
(5) thin film transistor by the Ni/ITZO/GTO/Si structure (Fig. 2) made is tested; Being undertaken testing (Keithley2612A) by the InTiZnO thin film transistor TFT device made, output, transfer characteristic curve are tested as shown in Figure 3,4; ITZO film utilizes Shimadzu UV-2550 test to obtain at the transmittance curve (Fig. 5) of visible ray; The crystallization degree of ITZO film is as shown in Figure 6.

Claims (5)

1. the preparation method of a MULTILAYER COMPOSITE oxide compound high K medium thin film transistor, it is characterised in that comprise following processing step:
(1) preparation of GTO high K medium dielectric layer: adopt purity to be the [(CH of 100%3)2GaNH2]3With the Ti [N (CH that purity is 100%3)2]4Respectively as Ga2O3And TiO2Presoma; With the technique for atomic layer deposition growth GTO MULTILAYER COMPOSITE sull of plasma enhancing under room temperature to 600 DEG C temperature condition, the physical thickness of every layer film is 20-40nm; Ga2O3And TiO2Film is preparation alternately, and total number of plies is 2-20 layer, obtains laminated film sample; By the laminated film sample of preparation in high-purity N2In atmosphere, control temperature is 200-600 DEG C of annealing 8-12 minute, completes the preparation of GTO high K medium dielectric layer, obtains the film sample containing GTO dielectric layer;
(2) surface cleaning of film sample: the film sample containing GTO dielectric layer is put into ion beam sputtering indoor, adopts ion beam sputtering technology to utilize the Ar ionized out+Clean the surface of film sample, remove surface contaminant; In cleaning process, argon flow amount is 2-6SCCM; Cleaning device operating air pressure is 4 �� 10-2Pa; Line is 5-20mA; Scavenging period is 50-70 second, completes the surface cleaning of film sample, the film sample after being cleaned;
(3) preparation of ITZO semiconductor channel layer: utilize radiofrequency magnetron sputtering technology, adopts ZnO and TiO2Alloys target and In2O3The mode of the double target co-sputtering of target, on the GTO dielectric layer of film sample after cleaning, room temperature deposition thickness is the ITZO semiconductor channel layer of 20-200nm, obtains channel layer thin film sample; Wherein oxide target material powder purity is all higher than 99.99%;
(4) preparation of source, leakage metal electrode: utilize vacuum thermal evaporation preparation source, leakage metal electrode on channel layer thin film sample, namely the ITZO thin film transistor of MULTILAYER COMPOSITE oxide compound GTO high k dielectric layer is obtained, its threshold voltage is 0.19V, subthreshold swing is 64mV/dec, and current on/off ratio is less than 2 �� 105��
2. the preparation method of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor according to claim 1, when it is characterized in that the employing technique for atomic layer deposition deposition GTO high K medium dielectric layer that step (1) relates to, select heavily doped P-type silicon 100 as substrate, acetone and the purity alcohol ultrasonic cleaning that is greater than 99.0% of 99.0% it is greater than successively by purity, then repeatedly rinsing with deionized water, nitrogen blows after doing puts into cvd reactive chamber by silicon substrate; Recycling technique for atomic layer deposition deposition GTO high K medium dielectric layer, adopts purity to be the [(CH of 100% respectively3)2GaNH2]3With the Ti [N (CH that purity is 100%3)2]4As Ga2O3And TiO2Presoma, rare gas element Ar as the carrier gas transporting reaction source, oxygen as reaction gas, under the effect of plasma body, Ga2O3And TiO2Presoma and oxygen generation chemical reaction generate Ga2O3And TiO2, its depositing temperature is room temperature to 600 DEG C, and cvd reactive chamber pressure is 0.1-1Torr; Ga2O3And TiO2By layer growth, deposition technique is utilized first to deposit 8-12 unimolecular layer Ga on a silicon substrate2O3Film, then at Ga2O3Film continues deposition 8-12 unimolecular layer TiO2Film, replaces 2-20 time successively, forms the laminated film sample of 2-20 layer; Deposit one layer of Ga2O or TiO2The reaction time of film comprises: the time of the inertia current-carrying gas removal resistates of the gallium source of 0.1-10 second or titanium source gas pulses time, the inertia current-carrying gas removal residue time of 2-50 second, the oxygen gas plasma burst length of 0.1-10 second and 2-50 second.
3. the preparation method of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor according to claim 1, it is characterized in that the employing ion beam sputtering technology described in step (2) cleans film sample surface is the medium layer surface utilizing ion beam cleaning rifle to clean film sample, first the film sample containing GTO dielectric layer being put into ion beam sputtering chamber interior, being extracted into vacuum pressure is 3 �� 10-4Leading to into argon gas after Pa, heater current adds to 4A to tungsten filament preheating, and preheating carries out pre-sputtering after completing, and its beam intensity is 8-12mA, and sparking voltage is 60-80V, and operating air pressure is 4 �� 10-2Pa; Film sample shifting to target position is carried out cleaning medium layer surface after completing by pre-sputtering, is cleaned 50-60 second by GTO film surface, effectively removing film sample surface contaminant under ensureing the experiment condition of pre-sputtering.
4. the preparation method of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor according to claim 1, it is characterised in that the material ITZO quad alloy oxide compound of the semiconductor channel layer described in step (3) adopts In2O3��TiO2With ZnO radiofrequency magnetron sputtering technology room temperature preparation, regulate different atom ratio in film sample, control channel layer ITZO carrier concentration by changing sputtering power; Or by regulating argon gas, oxygen pneumatic than the resistivity and the carrier concentration that regulate ITZO film.
5. the preparation method of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor according to claim 1, it is characterized in that the vacuum thermal evaporation related in step (4) utilizes stainless steel mask to prepare source-drain electrode, electrode raceway groove long-width ratio is 1:4-1:20; Thermal evaporation electric current is 30-50A; Obtained source, leak electricity very metallic aluminium, gold, nickel electrode, thickness of electrode is 50-200nm.
CN201410210984.6A 2014-05-19 2014-05-19 The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor Expired - Fee Related CN103956325B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410210984.6A CN103956325B (en) 2014-05-19 2014-05-19 The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410210984.6A CN103956325B (en) 2014-05-19 2014-05-19 The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor

Publications (2)

Publication Number Publication Date
CN103956325A CN103956325A (en) 2014-07-30
CN103956325B true CN103956325B (en) 2016-06-01

Family

ID=51333582

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410210984.6A Expired - Fee Related CN103956325B (en) 2014-05-19 2014-05-19 The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor

Country Status (1)

Country Link
CN (1) CN103956325B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108026639A (en) * 2015-08-20 2018-05-11 香港科技大学 It is prepared by the close spaced sublimation of organic and inorganic perovskite material and its photoelectric device
CN108893725B (en) * 2018-08-06 2020-08-04 吉林大学 Method for growing uniform mixed metal oxide by using multi-step atomic layer deposition technology
CN113394075A (en) * 2021-05-10 2021-09-14 上海华力集成电路制造有限公司 high-K dielectric layer repairing method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103117226A (en) * 2013-02-04 2013-05-22 青岛大学 Production method of alloy oxide thin-film transistor

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7242055B2 (en) * 2004-11-15 2007-07-10 International Business Machines Corporation Nitrogen-containing field effect transistor gate stack containing a threshold voltage control layer formed via deposition of a metal oxide
KR101932576B1 (en) * 2010-09-13 2018-12-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and method for manufacturing the same
EP2788995B9 (en) * 2011-12-08 2018-07-04 Ecole Polytechnique Fédérale de Lausanne (EPFL) Semiconductor electrode comprising a blocking layer

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103117226A (en) * 2013-02-04 2013-05-22 青岛大学 Production method of alloy oxide thin-film transistor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Nanomixed Ti2-Ga2O3 thin films grown by plasma enhanced atomic layer deposistion (PEALD) method;G.X.Liu等;《Intergrated Ferroelectrics》;20061231;第85卷(第1期);155-164 *

Also Published As

Publication number Publication date
CN103956325A (en) 2014-07-30

Similar Documents

Publication Publication Date Title
JP5395994B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
JP6296463B2 (en) Thin film transistor and manufacturing method thereof
JP5894015B2 (en) Composite oxide sintered body and sputtering target comprising the same
JP5718072B2 (en) Thin film transistor oxide for semiconductor layer and sputtering target, and thin film transistor
CN103117226B (en) Production method of alloy oxide thin-film transistor
WO2011132644A1 (en) Oxide for semiconductor layer of thin-film transistor, sputtering target, and thin-film transistor
CN103765596A (en) Thin film transistor
JP2012114367A (en) Amorphous oxide thin film including tin and thin film transistor
CN104992981B (en) Oxide thin film transistor and preparation method thereof and phase inverter and preparation method thereof
CN103956325B (en) The preparation method of a kind of MULTILAYER COMPOSITE oxide compound high K medium thin film transistor
Wang et al. Solution-driven HfLaO x-based gate dielectrics for thin film transistors and unipolar inverters
CN109148594A (en) A kind of nearly room temperature preparation process and application of high performance thin film transistor
JP2014056945A (en) Amorphous oxide thin film, method for producing the same, and thin-film transistor using the same
CN109273352A (en) A kind of preparation method of the polynary amorphous metal oxide thin film transistor (TFT) of high-performance
JP5702447B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
Cho et al. High performance thin film transistor with HfSiO x dielectric fabricated at room temperature RF-magnetron sputtering
CN207517697U (en) A kind of high performance thin film transistor
KR100765377B1 (en) Method of forming metal nanocrystals in sio2 films
CN107452810A (en) A kind of metal oxide thin-film transistor and preparation method thereof
CN117276350B (en) Zinc oxide-based double-gate thin film transistor and preparation method and application thereof
CN113013250B (en) Field effect transistor and preparation method thereof
CN109004058B (en) Germanium channel field effect transistor device with optical grid and manufacturing method thereof
WO2014034122A1 (en) Sputtering target
CN105679680A (en) Preparation method for high-k ytterbium oxide dielectric film and application of same in thin film transistor
Zhang et al. Performance Analysis of Solution Treatment Amorphous Oxide Semiconductor Switching Devices for Display Backplanes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160601

Termination date: 20210519

CF01 Termination of patent right due to non-payment of annual fee