CN103647925B - A kind of embedded parallel duplex digital image capturing system based on GigE interface - Google Patents
A kind of embedded parallel duplex digital image capturing system based on GigE interface Download PDFInfo
- Publication number
- CN103647925B CN103647925B CN201310328995.XA CN201310328995A CN103647925B CN 103647925 B CN103647925 B CN 103647925B CN 201310328995 A CN201310328995 A CN 201310328995A CN 103647925 B CN103647925 B CN 103647925B
- Authority
- CN
- China
- Prior art keywords
- image
- data
- gige
- digital image
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The invention discloses a kind of embedded parallel duplex digital image capturing system based on GigE interface, including industry local gigabit Ethernet network, based on the video camera of GigE interface, industrial computer, digital image acquisition embedded device based on GigE interface, wherein based on the nucleus equipment that digital image acquisition embedded device is system of GigE interface.Present invention achieves the multichannel based on GigE interface embedded image to gather simultaneously, there is transfer rate height, image transmitting distortion rate is low, networking convenient, the advantage such as convenient for installation and maintenance.Devise a kind of digital image acquisition embedded device based on GigE interface, GigE camera review data in special collection LAN.Embedded system based on present invention exploitation can be widely applied to monitor based on the industrial site of machine vision.
Description
Technical field
The present invention relates to a kind of railway digital image capturing system, particularly to a kind of embedded parallel duplex digital image capturing system based on GigE interface, belong to digital image processing system.
Background technology
Machine vision, as a kind of general means of finding a view, is widely used in a lot of fields.Image capture device is data source in whole image processing system, is an indispensable ingredient.
At present great majority are all based on PC and what image pick-up card was constituted for the image acquisition monitored and control and process equipment.In this mode, image pick-up card gathers image from industrial camera, PC process image and obtain a result.PC can, according to result, realize relevant device etc. is controlled operation by other interface equipments.If carrying out multiway images detection, it is necessary to expanded images capture card on the motherboard of PC.
Owing to instruction and data is operated by PC in a serial fashion, so, can only carrying out image processing by road, cause the reduction of image processing speed, thus becoming the bottleneck that whole system gathers, and then having influence on the real-time of follow-up data operation.It addition, along with image acquisition with process the increasing of way, what the bottleneck of the disposal ability of PC should highlight more displays.
Furthermore, the copyright fee etc. of the hardware device acquisition expenses of PC and corresponding operating system and high-level language exploitation software can improve user cost greatly.Especially PC and capture card structure are when equipment is installed, and a plurality of data lines can be used to connect computer simultaneously, can cause the series of problems such as field wiring is difficult, cost is high, circuit is mixed and disorderly.
Summary of the invention
The present invention be in order to solve current PC use capture card to existing for multiway images signal processing technical problem, the present invention provides the one can from multiple digital image sensor serial acquisition image sequences；High speed digital signal processor processes every frame through the decoded view data of large-scale programmable logic array, thus obtaining required supplemental characteristic, and can by original image with process the data that obtain and be uploaded to the embedded parallel duplex digital image capturing system based on GigE interface of host computer by ethernet network.
In order to realize above-mentioned technical purpose, the technical scheme is that a kind of embedded parallel duplex digital image capturing system based on GigE interface, including:
Industry local gigabit Ethernet network, at least one stylobate in the video camera of GigE interface, at least one computer and at least one stylobate in the digital image acquisition embedded device of GigE interface；Wherein video camera, computer and image capture device are connected in same LAN, realize intercoming mutually by Ethernet；Video camera in LAN, computer, embedded collecting device sum is maximum up to 255；
View data is transferred to image acquisition embedded device by network twisted-pair cable by GigE interface by video camera in the way of packet；
Each collection embedded device includes gigabit Ethernet physical layer circuit, fpga core circuit, DSP core circuit, SDRAM, Flash, FIFO；Wherein gigabit Ethernet physical layer circuit includes general RJ45 interface and the gigabit physical chip of interconnection；Fpga core circuit is made up of a piece of FPGA and the clock of periphery thereof, filter circuit, program is developed by VerilogHDL hardware program language, and hardware logic module includes system arbitrament module, pre-processing image data module, GigE interface hardware parsing module, network data transceiver module, SDRAM controls module, Flash controls module and FIFO controls module；Network data transceiver module is connected with ethernet physical layer circuit by FPGA, image RGB data after being respectively completed reception GigE interface data bag and sending pretreatment；GigE interface hardware parsing module receives the packet that photographic head sends, and obtains the RGB data of image according to interface standard resolution data bag；The process such as the raw image data that parsing is obtained by pre-processing image data module is filtered, denoising, toning；SDRAM is controlled module and is connected with off-chip SDRAM by FPGA interface, and SDRAM realizes configuration, read-write data, and SDRAM is view data frame buffer；Flash is controlled module and is connected with off-chip Flash by FPGA interface, and Flash realizes configuration, the read-write operation such as data and erasing, and Flash is data backup storage；FIFO is controlled module and is connected with off-chip FIFO by FPGA interface, and FIFO realizes configuration, read-write data, and FIFO is data swap bridge between FPGA and DSP；Above-mentioned module is all connected with system arbitrament module, the data between system arbitrament module coordination modules exchange；DSP core circuit includes a piece of dsp processor and the clock of periphery, filter circuit composition, and operation image Processing Algorithm processes from the FPGA view data obtained；
Installation system host computer, is used for showing and store image and image parameter and configuration systematic parameter；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, the work process of system is:
1) photographic head, image acquisition embedded device and industrial computer are connected in same LAN, and system electrification initializes, and System self-test, host computer read system mode, configure systematic parameter, send operating instruction, now system work；
2) photographic head obtains view data, sends to LAN, and correspondence image gathers embedded device according to obtaining packet, through resolving and of short duration storage after pretreatment, sends until host computer, after access instruction, data and parameter is uploaded to host computer；
3) host computer shows selected camera image and image parameter in real time；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, host computer can configure systematic parameter:
1) host computer can configure the parameters such as photographic head IP address, frame per second, operational mode；
2) host computer can configure image acquisition embedded equipment I P address, sample frequency, operational mode and the parameter such as photographic head is corresponding；
3) host computer can be transferred any photographic head real time imaging and image parameter and be shown on main interface；
4) image in LAN and supplemental characteristic can be stored by host computer, and can consult historical data；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, photographic head all selects GigE interface industry photographic head；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, the industrial computer of the equal selection and deployment PCI-Express of computer；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, DSP all selects TIDavinci serial model No. to be TMS320DM642 chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, SDRAM all selects model to be MT47H64M16BT chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, Flash all selects model to be K9L8G08U1M chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FIFO all selects model to be 72T1895 chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, ethernet PHY all selects model to be 88E1340S chip.
Said system can gather multiple imageing sensor view data simultaneously, and is placed in same LAN by imageing sensor, collecting device, host computer, it is easy to installs and safeguards；View data is transmitted based on GigE interface standard, possesses the transmission bandwidth of gigabit, can be applicable to high-definition video monitoring field.
Below in conjunction with accompanying drawing, the invention will be further described.
Accompanying drawing explanation
Fig. 1 is the system application connection figure topological diagram of the present invention；
Fig. 2 is image acquisition embedded device hardware structure figure in the present invention；
Fig. 3 be the present invention image acquisition embedded device in fpga logic structure chart；
Fig. 4 is present system workflow；
Fig. 5 is the data flow diagram of present system；
Detailed description of the invention
The present invention includes industry local gigabit Ethernet network, at least one stylobate in the video camera of GigE interface, at least one computer and at least one stylobate in the digital image acquisition embedded device of GigE interface；Wherein video camera, computer and image capture device are connected in same LAN, realize intercoming mutually by Ethernet；Video camera in LAN, computer, embedded collecting device sum is maximum up to 255；
View data is transferred to image acquisition embedded device by network twisted-pair cable by GigE interface by video camera in the way of packet；
Each collection embedded device includes gigabit Ethernet physical layer circuit, fpga core circuit, DSP core circuit, SDRAM, Flash, FIFO；Wherein gigabit Ethernet physical layer circuit includes general RJ45 interface and the gigabit physical chip of interconnection；Fpga core circuit is made up of a piece of FPGA and the clock of periphery thereof, filter circuit, program is developed by VerilogHDL hardware program language, and hardware logic module includes system arbitrament module, pre-processing image data module, GigE interface hardware parsing module, network data transceiver module, SDRAM controls module, Flash controls module and FIFO controls module；Network data transceiver module is connected with ethernet physical layer circuit by FPGA, image RGB data after being respectively completed reception GigE interface data bag and sending pretreatment；GigE interface hardware parsing module receives the packet that photographic head sends, and obtains the RGB data of image according to interface standard resolution data bag；The process such as the raw image data that parsing is obtained by pre-processing image data module is filtered, denoising, toning；SDRAM is controlled module and is connected with off-chip SDRAM by FPGA interface, and SDRAM realizes configuration, read-write data, and SDRAM is view data frame buffer；Flash is controlled module and is connected with off-chip Flash by FPGA interface, and Flash realizes configuration, the read-write operation such as data and erasing, and Flash is data backup storage；FIFO is controlled module and is connected with off-chip FIFO by FPGA interface, and FIFO realizes configuration, read-write data, and FIFO is data swap bridge between FPGA and DSP；Above-mentioned module is all connected with system arbitrament module, the data between system arbitrament module coordination modules exchange；DSP core circuit includes a piece of dsp processor and the clock of periphery, filter circuit composition, and operation image Processing Algorithm processes from the FPGA view data obtained；
System host computer is used for showing and store image and image parameter and configuration systematic parameter；
Referring to Fig. 4, the work process of the system of the present invention is:
1) photographic head, image acquisition embedded device and industrial computer are connected in same LAN, and system electrification initializes, and System self-test, host computer read system mode, configure systematic parameter, send operating instruction, now system work；
2) photographic head obtains view data, sends to LAN, and correspondence image gathers embedded device according to obtaining packet, through resolving and of short duration storage after pretreatment, sends until host computer, after access instruction, data and parameter is uploaded to host computer；
3) host computer shows selected camera image and image parameter in real time；
The host computer of the present invention can configure systematic parameter:
1) host computer can configure the parameters such as photographic head IP address, frame per second, operational mode；
2) host computer can configure image acquisition embedded equipment I P address, sample frequency, operational mode and the parameter such as photographic head is corresponding；
3) host computer can be transferred any photographic head real time imaging and image parameter and be shown on main interface；
4) image in LAN and supplemental characteristic can be stored by host computer, and can consult historical data；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, photographic head all selects GigE interface industry photographic head；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, the industrial computer of the equal selection and deployment PCI-Express of computer；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, DSP all selects TIDavinci serial model No. to be TMS320DM642 chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, SDRAM all selects model to be MT47H64M16BT chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, Flash all selects model to be K9L8G08U1M chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, FIFO all selects model to be 72T1895 chip；
A kind of embedded parallel duplex digital image capturing system based on GigE interface of the present invention, in built-in image collection equipment, ethernet PHY all selects model to be 88E1340S chip.
Accompanying drawing 1 is the topological structure that system is installed when applying at the scene.In FIG, system all devices is connected on the gigabit Ethernet of locality, including multiple PC host computers for monitoring, multiple imageing sensor, multiple embedded acquisition system.In this LAN, each equipment has unique ip address, and the exchange of data is all based on Ethernet.The view data bag collected is transmitted to embedded acquisition system by GigE photographic head, after treatment artwork data and result is uploaded to PC host computer, and artwork and result are shown on screen by PC host computer.Simultaneously PC host computer has and arranges interface, and embedded acquisition system receives host computer instruction and the input signal in conjunction with self result to image and signal acquisition circuit sends control instruction, and GigE photographic head receives control instruction and corresponding adjustment is made in response.
Accompanying drawing 2 is based on the embedded parallel duplex digital image capturing system hardware Organization Chart of GigEVISION coffret, system connects LAN by RJ45 interface, acquisition GigE network packet then passes through gigabit Ethernet PHY and carries out the signal conversion of hardware view, then packet transmits to FPGA, packet is resolved with reference to GigE agreement and obtains transparent pixel RGB data by FPGA, transmits to FPGA after carrying out simple process in FPGA.Then DSP fetches data from FPGA, in DSP, run relevant image processing algorithm obtain corresponding result, same puts in FPGA, and FPGA takes out the result data in FPGA, artwork data corresponding for the combination of this processing result image was packed into network interface and sends to PC host computer.Simultaneity factor has from backup functionality, and the information such as each processing result image and corresponding camera numbers, time can be stored in NANDFlash by FPGA, and can regularly clear up renewal.When system detects that PC host computer is not connected with, the information such as processing result image and corresponding camera numbers, time can be stored in NANDFlash by system.
Power-supply system is powered, D.C. regulated power supply is system power supply.
Claims (10)
1. the embedded parallel duplex digital image capturing system based on GigE interface, it is characterised in that including:
Industry local gigabit Ethernet network, at least one stylobate in the video camera of GigE interface, at least one computer and at least one stylobate in the digital image acquisition embedded device of GigE interface；Wherein video camera, computer and image capture device are connected in industry local gigabit Ethernet network, realize intercoming mutually by Ethernet；In LAN, video camera, computer, embedded collecting device sum are 255 to the maximum；
View data is transferred to image acquisition embedded device by network twisted-pair cable by GigE interface by video camera in the way of packet；
Each collection embedded device includes gigabit Ethernet physical layer circuit, fpga core circuit, DSP core circuit, SDRAM, Flash, FIFO；Wherein gigabit Ethernet physical layer circuit includes general RJ45 interface and the gigabit physical chip of interconnection；Fpga core circuit is made up of a piece of FPGA and the peripheral clock circuit being connected with FPGA and filter circuit, program is developed by VerilogHDL hardware program language, and hardware logic module includes system arbitrament module and controls module, Flash control module and FIFO control module respectively with the pre-processing image data module of system arbitrament module communication connection, GigE interface hardware parsing module, network data transceiver module, SDRAM；Network data transceiver module is connected with ethernet physical layer circuit by FPGA, image RGB data after being respectively completed reception GigE interface data bag and sending pretreatment；GigE interface hardware parsing module receives the packet that photographic head sends, and obtains the RGB data of image according to interface standard resolution data bag；Pre-processing image data module carries out pretreatment to resolving the raw image data obtained；SDRAM is controlled module and is connected with off-chip SDRAM by FPGA interface, and SDRAM realizes configuration, read-write data, and SDRAM is view data frame buffer；Flash is controlled module and is connected with off-chip Flash by FPGA interface, and Flash realizes configuration, read-write data and erasing operation, and Flash is data backup storage；FIFO is controlled module and is connected with off-chip FIFO by FPGA interface, and FIFO realizes configuration, read-write data, and FIFO is data swap bridge between FPGA and DSP；Data exchange between each hardware logic module of system arbitrament module coordination；DSP core circuit include a piece of dsp processor and peripheral is connected with dsp processor clock, filter circuit, the process of operation image Processing Algorithm is from the view data of FPGA acquisition；
Computer, as system host computer, is used for showing and store image and image parameter and configuration systematic parameter.
2. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that the work process of system is:
1) photographic head, image acquisition embedded device and industrial computer are connected in same LAN, and system electrification initializes, and System self-test, host computer read system mode, configure systematic parameter, send operating instruction, system starts；
2) photographic head obtains view data, sends to LAN, and correspondence image gathers embedded device according to obtaining packet, through resolving and of short duration storage after pretreatment, sends until host computer, after access instruction, data and parameter is uploaded to host computer；
3) host computer shows selected camera image and image parameter in real time.
3. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that the industrial computer of the equal selection and deployment PCI-Express of computer.
4. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip.
5. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, DSP all selects TIDavinci serial model No. to be TMS320DM642 chip.
6. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, FPGA all selects XilinxV5 serial model No. to be XC5VSX50T chip.
7. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, SDRAM all selects model to be MT47H64M16BT chip.
8. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, Flash all selects model to be K9L8G08U1M chip.
9. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, FIFO all selects model to be 72T1895 chip.
10. a kind of embedded parallel duplex digital image capturing system based on GigE interface according to claim 1, it is characterised in that in built-in image collection equipment, ethernet PHY all selects model to be 88E1340S chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310328995.XA CN103647925B (en) | 2013-07-31 | 2013-07-31 | A kind of embedded parallel duplex digital image capturing system based on GigE interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310328995.XA CN103647925B (en) | 2013-07-31 | 2013-07-31 | A kind of embedded parallel duplex digital image capturing system based on GigE interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103647925A CN103647925A (en) | 2014-03-19 |
| CN103647925B true CN103647925B (en) | 2016-07-06 |
Family
ID=50253069
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310328995.XA Expired - Fee Related CN103647925B (en) | 2013-07-31 | 2013-07-31 | A kind of embedded parallel duplex digital image capturing system based on GigE interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103647925B (en) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104572574B (en) * | 2015-01-12 | 2018-01-02 | 东南大学 | Ethernet controller IP kernel and method based on gigabit Ethernet vision agreement |
| CN107197239A (en) * | 2017-07-06 | 2017-09-22 | 杭州柴滕自动化科技有限公司 | One kind based on taking the photograph IMAQ test device Ethernet optical fiber more |
| CN108055528A (en) * | 2017-12-14 | 2018-05-18 | 合肥金星机电科技发展有限公司 | Intelligent monitor system and its control method based on GigE Vision cameras |
| CN108521537A (en) * | 2018-04-12 | 2018-09-11 | 北京环境特性研究所 | A kind of signal processing system and its application process |
| CN109089029B (en) * | 2018-09-05 | 2020-11-13 | 暨南大学 | FPGA-based Gige Vision interface image transmission system and method |
| CN109286749B (en) * | 2018-09-18 | 2020-12-08 | 中国科学院自动化研究所 | High-bandwidth image acquisition, preprocessing and distribution system and image processing system |
| CN110045743A (en) * | 2019-05-05 | 2019-07-23 | 西北工业大学 | It is a kind of to be added in the air by oily visual sensing system hardware structure based on nobody of DSP and FPGA |
| CN113766128B (en) * | 2021-09-09 | 2023-08-01 | 苏州华兴源创科技股份有限公司 | Image processing apparatus, image processing method, and image forming apparatus |
| CN114286035B (en) * | 2021-12-29 | 2024-01-05 | 杭州海康机器人股份有限公司 | Image acquisition card, image acquisition method and image acquisition system |
| CN115766901B (en) * | 2023-01-09 | 2023-05-26 | 武汉精测电子集团股份有限公司 | Data transmission equipment and method of image sensor |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101596556A (en) * | 2009-06-10 | 2009-12-09 | 苏州有色金属研究院有限公司 | Method for designing based on Machine Vision Detection centering control device |
| CN101782755A (en) * | 2010-01-15 | 2010-07-21 | 南京理工大学 | Embedded type integrated monitoring and maintenance system of concrete block forming production line |
| CN102323274A (en) * | 2011-05-26 | 2012-01-18 | 杭州浙大精益机电技术工程有限公司 | Omnidirectional imaging-based method and system for detecting inner wall of steel pipe |
| CN202503602U (en) * | 2011-09-06 | 2012-10-24 | 深圳市傲灵通电子技术有限公司 | Integrated network snap-shot camera with high definition |
| CN102761734A (en) * | 2012-07-05 | 2012-10-31 | 北京众博达石油科技有限公司 | 485 telecommunication image acquisition and transmission monitoring terminal and image processing method thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130188044A1 (en) * | 2012-01-19 | 2013-07-25 | Utechzone Co., Ltd. | Intelligent monitoring system with automatic notification and intelligent monitoring device thereof |
-
2013
- 2013-07-31 CN CN201310328995.XA patent/CN103647925B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101596556A (en) * | 2009-06-10 | 2009-12-09 | 苏州有色金属研究院有限公司 | Method for designing based on Machine Vision Detection centering control device |
| CN101782755A (en) * | 2010-01-15 | 2010-07-21 | 南京理工大学 | Embedded type integrated monitoring and maintenance system of concrete block forming production line |
| CN102323274A (en) * | 2011-05-26 | 2012-01-18 | 杭州浙大精益机电技术工程有限公司 | Omnidirectional imaging-based method and system for detecting inner wall of steel pipe |
| CN202503602U (en) * | 2011-09-06 | 2012-10-24 | 深圳市傲灵通电子技术有限公司 | Integrated network snap-shot camera with high definition |
| CN102761734A (en) * | 2012-07-05 | 2012-10-31 | 北京众博达石油科技有限公司 | 485 telecommunication image acquisition and transmission monitoring terminal and image processing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103647925A (en) | 2014-03-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103647925B (en) | A kind of embedded parallel duplex digital image capturing system based on GigE interface | |
| CN101320065B (en) | Simulation test method of space flight optical remote sensor imaging circuit | |
| JP2012227814A5 (en) | ||
| CN107621932A (en) | The local amplification method and device of display image | |
| CN110851280A (en) | Automatic data acquisition method based on distributed intelligent edge computing technology | |
| CN110087037A (en) | A kind of the EtherCAT main website and working method of integrated camera | |
| CN104993984B (en) | A kind of Internet of Things Visual intelligent sensory perceptual system and method | |
| CN102248254A (en) | Data processing system and method | |
| CN106851183A (en) | Multi-channel video processing system and method based on FPGA | |
| CN101340568B (en) | Data collecting system | |
| CN110401815A (en) | A kind of video monitoring method and its system applied to intelligent heat supply network | |
| CN107438091A (en) | Image management and control device, system and method for industrial embedded system | |
| CN107645627B (en) | Multi-camera synchronous control device | |
| CN105023262A (en) | Visual detection controller | |
| CN101783112A (en) | LVDS (Low Voltage Differential Signaling) signal acquisition device | |
| CN101005612A (en) | Radio image collecting system based on USB interface | |
| CN110351521A (en) | Monitoring method, monitoring device, electronic equipment and medium | |
| CN109872674A (en) | A kind of display system and driving configuration method | |
| CN206932298U (en) | Processing system for video | |
| CN210465709U (en) | Security inspection system | |
| CN103777608A (en) | Internet of things system for harmless treatment of animal carcasses | |
| TWM453210U (en) | Monitoring system and photographic device for remote backup | |
| CN106713900A (en) | ARM and LINUX measuring system of NEXT series product | |
| CN202998321U (en) | Security monitoring system and monitor | |
| CN206060993U (en) | A kind of distance host control system based on video acquisition |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160706 Termination date: 20170731 |