CN103633939B - Oscillator - Google Patents
Oscillator Download PDFInfo
- Publication number
- CN103633939B CN103633939B CN201310680402.6A CN201310680402A CN103633939B CN 103633939 B CN103633939 B CN 103633939B CN 201310680402 A CN201310680402 A CN 201310680402A CN 103633939 B CN103633939 B CN 103633939B
- Authority
- CN
- China
- Prior art keywords
- oscillating unit
- nmos tube
- voltage
- current source
- comparison
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
The invention provides an oscillator. The oscillator comprises a first oscillation unit and a second oscillation unit, each oscillation unit comprises a resistor for generating a reference peak voltage, a capacitor for generating a comparison voltage, a first current source, a comparison circuit and a discharge control circuit, wherein the current provided by the first current source of the first oscillation unit is used for charging the capacitor of the first oscillation unit, when the comparison voltage of the comparison circuit of the first oscillation unit is greater than or equal to the reference peak voltage, the comparison circuit of the first oscillation unit is used for notifying the discharge control circuit of the first oscillation unit to begin discharging and the discharge control circuit of the second oscillation unit to stop discharging; the current provided by the first current source of the second oscillation unit is used for charging the capacitor of the second oscillation unit, when the comparison voltage of the comparison circuit of the second oscillation unit is greater than or equal to the reference peak voltage, the comparison circuit of the second oscillation unit is used for notifying the discharge control circuit of the second oscillation unit to begin discharging and the discharge control circuit of the first oscillation unit to stop discharging. Compared with the prior art, the oscillator provided by the invention can obtain an output frequency signal with high precision.
Description
The present patent application is to be August in 2011 26 days, Application No. 201110248468.9, invention entitled the applying date
The divisional application of " programmable oscillator ".
【Technical field】
The present invention relates to electronic circuit field, particularly a kind of agitator.
【Background technology】
In order to cater to the demand in market, the research and development of high-precision low-power consumption agitator are got more and more, such as Chinese patent has been
Through some high-precision low-power consumption agitators disclosed, such as Application No. 200810112605.4,200810115218.6,
200910087721.X waiting.These agitators can produce that power consumption is very low, and frequency is shaken with supply voltage and temperature change are less
Swing signal, go in various power-supply management systems, but the frequency change that some occasions lead to process deviation requires
Very high.Described process deviation refers to the frequency error between the chip that mass production process leads to, in Bluetooth system
Standby clock requirement is very high, and the Bluetooth system leading to two needs communications cannot normally be shaken hands by clock jitter in a sleep mode
And wake-up.In some systems, in bluetooth or USB system, high to frequency requirement, for example require frequency change to be less than +/-
1000ppm, i.e. one thousandth.Within crystal oscillator can generally achieve +/- 100ppm, but the price of crystal is higher, should
Also higher with cost.At least two crystal oscillators are needed, one is used for radio frequency part, and frequency is higher in conventional bluetooth system,
Generally 26 100MHz, are in addition also required to a low-frequency clock for sleep mode wakeup, such as 32KHz or lower, so
Cost also can be higher.
Because being necessary to propose a kind of improved technical scheme to overcome the problems referred to above.
【Content of the invention】
The purpose of this part is to summarize some aspects of embodiments of the invention and briefly introduce some preferably to implement
Example.A little simplification may be done in this part and the description of the present application summary and denomination of invention or omit to avoid making our department
Point, the purpose of specification digest and denomination of invention obscure, and this simplify or omit cannot be used for limiting the scope of the present invention.
It is an object of the invention to provide a kind of agitator, it can obtain the output frequency signal of degree of precision.
According to the purpose of the present invention, the present invention provides a kind of agitator, and it includes the first oscillating unit and the second vibration is single
Unit, wherein each oscillating unit include the resistance producing reference crest voltage, the electric capacity producing a comparison voltage, the first electric current
With reference to comparison circuit and the charge/discharge control circuit of crest voltage and described comparison voltage described in source, comparison.Single based on the first vibration
The electric current that first current source of unit provides is charged to the electric capacity of the first oscillating unit, and the comparison circuit of the first oscillating unit exists
When comparison voltage in first oscillating unit is more than or equal to the reference crest voltage in the first oscillating unit, notify the first vibration
The charge/discharge control circuit of unit starts to discharge and the charge/discharge control circuit of the second oscillating unit stops electric discharge, single based on the second vibration
The electric current that first current source of unit provides is charged to the electric capacity of the second oscillating unit, and the comparison circuit of the second oscillating unit exists
When comparison voltage in second oscillating unit is more than or equal to the reference crest voltage in the second oscillating unit, notify the second vibration
The charge/discharge control circuit of unit starts to discharge and the charge/discharge control circuit of the first oscillating unit stops electric discharge.
Further, described first oscillating unit and the second oscillating unit share a logic circuit, described logic circuit bag
Include the first nor gate and the second nor gate, each oscillating unit also includes the second current source, the ratio in described first oscillating unit
Include the 3rd NMOS tube, the 4th NMOS tube and the first phase inverter compared with circuit, the charge/discharge control circuit in the first oscillating unit includes
First NMOS tube, a termination voltage of the second current source in the wherein first oscillating unit, the leakage of another termination the 3rd NMOS tube
Pole, be connected between the source electrode of described 3rd NMOS tube and ground in the first oscillating unit produce with reference to crest voltage resistance, first
One termination voltage of the first current source in oscillating unit, the drain electrode of another termination the 4th NMOS tube, described 4th NMOS tube
It is connected the electric capacity producing comparison voltage in the first oscillating unit, the grid of the 3rd NMOS tube and the 4th NMOS tube between source electrode and ground
Connect, the first NMOS tube is in parallel with the described electric capacity producing comparison voltage in the first oscillating unit, the drain electrode of the 4th NMOS tube is even
Connect the input of the first phase inverter, the comparison circuit in described second oscillating unit include the 5th NMOS tube, the 6th NMOS tube and
Second phase inverter, the charge/discharge control circuit in the second oscillating unit includes the second NMOS tube, in the wherein second oscillating unit
One termination voltage of two current sources, the drain electrode of another termination the 5th NMOS tube, connect between the source electrode of described 5th NMOS tube and ground
Connect the resistance producing in the second oscillating unit with reference to crest voltage, a termination electricity of the first current source in the second oscillating unit
Pressure, the drain electrode of another termination the 6th NMOS tube, it is connected between the source electrode of described 6th NMOS tube and ground in the second oscillating unit and produce
The electric capacity of raw comparison voltage, the second NMOS tube is in parallel with the described electric capacity producing comparison voltage in the second oscillating unit, and the 6th
The drain electrode of NMOS tube connects the input of the second phase inverter, and the output of the first phase inverter is with the first input end of the first nor gate even
Connect, the grid of the first NMOS tube is connected with the second input of the first nor gate and the outfan of the second nor gate, first or
The outfan of not gate is connected with the grid of the second NMOS tube and the first input end of the second nor gate, the output of the second phase inverter
It is connected with the second input of the second nor gate.
Further, the length-width ratio of described 3rd NMOS tube and the 4th NMOS tube is equal, described 5th NMOS tube and the 6th
The length-width ratio of NMOS tube is equal, and the electric current of the first current source in the first oscillating unit and the offer of the second current source is equal, and second
The electric current of the first current source in oscillating unit and the offer of the second current source is equal.
According to the purpose of the present invention, the present invention provides another kind of agitator, and it includes the first oscillating unit and the second vibration
Unit, two of which oscillating unit shares the resistance producing with reference to crest voltage, and each oscillating unit also includes producing one
With reference to comparison circuit and the electric discharge of crest voltage and described comparison voltage described in the electric capacity of comparison voltage, the first current source, comparison
Control circuit, is charged to the electric capacity of the first oscillating unit based on the electric current that the first current source of the first oscillating unit provides,
When comparison voltage in the first oscillating unit for the comparison circuit of the first oscillating unit is more than or equal to described reference crest voltage,
Notify the charge/discharge control circuit stopping electric discharge that the charge/discharge control circuit of the first oscillating unit starts to discharge with the second oscillating unit, base
In the electric current that the first current source of the second oscillating unit provides, the electric capacity of the second oscillating unit is charged, the second oscillating unit
Comparison voltage in the second oscillating unit for the comparison circuit be more than or equal to described with reference to crest voltage when, notify the second vibration
The charge/discharge control circuit of unit starts to discharge and the charge/discharge control circuit of the first oscillating unit stops electric discharge.
Further, described first oscillating unit and the second oscillating unit share a logic circuit and the second current source, institute
State logic circuit and include the first nor gate and the second nor gate, the comparison circuit in described first oscillating unit includes the 3rd NMOS
Pipe, the 4th NMOS tube and the first phase inverter, the charge/discharge control circuit in the first oscillating unit includes the first NMOS tube, and wherein second
One termination voltage of current source, the drain electrode of another termination the 3rd NMOS tube, it is connected between the source electrode of described 3rd NMOS tube and ground
Produce the resistance with reference to crest voltage, a termination voltage of the first current source in the first oscillating unit, another termination the 4th
The drain electrode of NMOS tube, is connected the electricity producing comparison voltage in the first oscillating unit between the source electrode of described 4th NMOS tube and ground
Hold, the grid of the 3rd NMOS tube and the 4th NMOS tube connects, and the first NMOS tube is in parallel with described electric capacity, the drain electrode of the 4th NMOS tube
Connect the input of the first phase inverter, the comparison circuit in described second oscillating unit includes the 3rd NMOS tube, the 6th NMOS tube
With the second phase inverter, the comparison circuit in comparison circuit and the first oscillating unit in the wherein second oscillating unit the shared 3rd
NMOS tube, the charge/discharge control circuit in the second oscillating unit includes the second NMOS tube, the first electricity in the wherein second oscillating unit
One termination voltage in stream source, the drain electrode of another termination the 6th NMOS tube, it is connected between the source electrode of described 6th NMOS tube and ground
The electric capacity of comparison voltage, the grid of the 6th NMOS tube and the second current source in described first oscillating unit is produced in two oscillating units
And the 3rd the node between NMOS tube connect, the second NMOS tube is in parallel with described electric capacity, the drain electrode connection of the 6th NMOS tube the
The input of two phase inverters, the output of the first phase inverter is connected with the first input end of the first nor gate, the grid of the first NMOS tube
Pole is connected with the second input of the first nor gate and the outfan of the second nor gate, the outfan of the first nor gate and second
The first input end of the grid of NMOS tube and the second nor gate connects, the output of the second phase inverter and the second of the second nor gate
Input connects.
Further, the length-width ratio of described 3rd NMOS tube, the 4th NMOS tube and the 5th NMOS tube is all equal, the first vibration
The electric current that the first current source in the first current source in unit, the second current source and the second oscillating unit provides is all equal.
According to the purpose of the present invention, the present invention provides another kind of agitator, and it includes the first oscillating unit and the second vibration
Unit, wherein each oscillating unit include producing resistance with reference to crest voltage, produce the electric capacity of a comparison voltage, current source,
The relatively more described comparison circuit with reference to crest voltage and described comparison voltage and charging control circuit, based on the first oscillating unit
The electric current that current source provides discharges to the electric capacity of the first oscillating unit, and the comparison circuit of the first oscillating unit is in the first vibration
When comparison voltage in unit is less than or equal to the reference crest voltage in the first oscillating unit, notify filling of the first oscillating unit
Electric control circuit starts to charge up the charging control circuit stopping charging with the second oscillating unit, the electric current based on the second oscillating unit
The electric current that source provides discharges to the electric capacity of the second oscillating unit, and the comparison circuit of the second oscillating unit is in the second oscillating unit
In comparison voltage be less than or equal to the second oscillating unit in reference crest voltage when, notify the charging control of the second oscillating unit
Circuit processed starts to charge up the charging control circuit stopping charging with the first oscillating unit.
According to the purpose of the present invention, the present invention provides another kind of agitator, and it includes the first oscillating unit and the second vibration
Unit, two of which oscillating unit shares the resistance producing with reference to crest voltage, and each oscillating unit also includes producing one
With reference to comparison circuit and the charge control of crest voltage and described comparison voltage described in the electric capacity of comparison voltage, current source, comparison
Circuit, the electric current that the current source based on the first oscillating unit provides discharges to the electric capacity of the first oscillating unit, the first vibration
When comparison voltage in the first oscillating unit for the comparison circuit of unit is less than or equal to described reference crest voltage, notify first
The charging control circuit of oscillating unit starts to charge up the charging control circuit stopping charging with the second oscillating unit, shakes based on second
The electric current swinging the current source offer of unit discharges to the electric capacity of the second oscillating unit, and the comparison circuit of the second oscillating unit exists
When comparison voltage in second oscillating unit is less than or equal to described reference crest voltage, notify the charging control of the second oscillating unit
Circuit processed starts to charge up the charging control circuit stopping charging with the first oscillating unit.
Compared with prior art, the agitator that the present invention provides can obtain the output frequency signal of degree of precision.
【Brief description】
In order to be illustrated more clearly that the technical scheme of the embodiment of the present invention, below will be to required use in embodiment description
Accompanying drawing be briefly described it should be apparent that, drawings in the following description are only some embodiments of the present invention, for this
For the those of ordinary skill of field, without having to pay creative labor, other can also be obtained according to these accompanying drawings
Accompanying drawing.Wherein：
Fig. 1 is the structural representation of programmable oscillator in the present invention；
The schematic diagram that Fig. 2 is controlled to resistance in programmable oscillation module for calibration signal；
The schematic diagram that Fig. 3 is controlled to electric capacity in programmable oscillation module for calibration signal；
Fig. 4 is programmable oscillation module circuit diagram in one embodiment in the present invention；
Fig. 5 is the oscillator signal of the first electric capacity in Fig. 4, the oscillator signal of the second electric capacity and the corresponding target low frequency producing are believed
Number contrast schematic diagram；With
Fig. 6 is programmable oscillation module circuit diagram in another embodiment in the present invention.
【Specific embodiment】
The detailed description of the present invention is mainly come directly by program, step, logical block, process or other symbolistic descriptions
Or the running of indirect simulation technical solution of the present invention.For the thorough explanation present invention, set forth very in following description
Many specific detail.And when not having these specific detail, the present invention then may still can achieve.Technical staff in art makes
With herein these description and state to the others skilled in the art in art effectively introduce they work essence.Change sentence
Talk about, for the purpose of the present invention of avoiding confusion, the methods and procedures due to knowing is easy to understand, and therefore they are not detailed
Thin description.
" embodiment " or " embodiment " referred to herein refers to may be included at least one implementation of the present invention
Special characteristic, structure or characteristic." in one embodiment " that different places occur in this manual not refers both to same
Individual embodiment, is not single or optionally mutually exclusive with other embodiment embodiment.Additionally, representing one or many
Sequence of modules in the method for individual embodiment, flow chart or functional block diagram and revocable refer to any particular order, also not structure
Become limitation of the present invention.Include " connection " in this specification being directly connected to, also include being indirectly connected with；Literary composition in " some " or
" several " refer to two or more.
Fig. 1 is the structural representation of programmable oscillator in the present invention, and described programmable oscillator includes calibration signal and produces
Raw module 110 and programmable oscillation module 120, wherein said calibration signal generation module 110 comparison reference high-frequency signal HCK and
The target low frequency signal LCK of programmable oscillation module 120 output is to export calibration signal (in figure is expressed as D0, D1 ... Dn), institute
State the target low frequency signal LCK that programmable oscillation module 120 calibrates its output according to described calibration signal.Described calibration signal
Generation module 110 passes through relatively more described reference high-frequency signal HCK and target low frequency signal LCK and obtains calibration signal and have a lot
The method of kind, generally, described calibration signal can adopt various coded systems of the prior art, such as thermometer code, Gray code, complement code
Deng.
Obtain calibration signal a kind of most common method can be：Described calibration signal generation module 110 is in described mesh
Count with reference to high-frequency signal to described in a cycle of mark low frequency signal, according to the count value counting to get and standard value
Difference determine described calibration signal.In one embodiment, in order to make it easy to understand, this sentences the data mode of conventional belt sign bit
Describe described calibration signal, but the principle of the present invention is applied to various coding techniques.Assume that D0 is sign bit, high frequency clock
HCK frequency is 64MHz, and low-frequency clock target frequency is 32KHz, and described calibration signal generation module 110 can be by counting shape
Formula produces described calibration signal.For a cycle of accurate 32KHz frequency, need to just count full 2000 (marks in this
Quasi- value) 64MHz the HCK cycle, if counting more than 2000 cycles, showing that the LCK cycle is partially long, D0 can be set to 0, table
Bright need to reduce the LCK cycle, D1-Dn be set as reduce the LCK cycle how much walk.If adjusting step is 0.5%, D1-Dn constituted
Binary number be 40, then the cycle be shortened 0.5% × (2n-40).Whereas if count being less than 2000 cycles, then show LCK
Cycle is partially short, D0 can be set to 1, shows to increase the LCK cycle, and D1-Dn is set as increasing LCK cycle step number.If adjustment
Step-length be 0.5%, D1-Dn constitute binary number be 40, then the cycle be increased 0.5% × 40=20%, that is, be increased to
120%.
That is, the comparison reference high-frequency signal HCK and inaccurate target low frequency signal LCK that produces before is producing
Raw calibration signal, then controls the programmable unit in described programmable oscillation module 120 to obtain by described calibration signal
To accurate target low frequency signal LCK.
Described calibration signal is generally used for calibrating the adjustable device in programmable oscillation module 120 or parameter, such as electricity
Resistance, electric capacity or electric current etc..
Described programmable oscillation module 120 includes the resistance producing reference crest voltage, the electric capacity that discharge and recharge is repeated
With the electric current described electric capacity being charged or discharge.
Accordingly, so that described calibration signal can be controlled to the described resistance producing with reference to crest voltage,
Described resistance can be designed as several resistance units series connection form, each in some or all resistance units with one
Switch in parallel, adjusts the resistance value of described resistance according to the on or off that described calibration signal controls each switch, and then
Calibrate the target low frequency signal of described programmable oscillation module 120 output.It specifically may refer to shown in Fig. 2, it illustrates school
The schematic diagram that calibration signal is controlled to resistance in programmable oscillation module, described resistance is arranged to several resistance connected
R00, R10, R11, R12 ..., R1n, respectively the resistance R10 of series connection, R10, R11, R12 ..., upper one in parallel of R1n switch,
As a switch S0 in parallel on resistance R10, a switch S1 in parallel on resistance R11, the rest may be inferred；Then by described calibration letter
Number D0, D1, D2 ..., Dn be connected to described switch S 0, S1, S2 ..., the upper conducting to control described switch of Sn and cutting
Only, thus can control which resistance can be connected in series to resistance R00 up.Accordingly, just can be by described calibration signal to described product
The value of the raw resistance with reference to peak value is programmed.
So that described calibration signal can be controlled to the described electric capacity that discharge and recharge is repeated, can will be described
Electric capacity is arranged to several capacitor cells form, each in some or all capacitor cells and switch series in parallel
Connection, adjusts the capacitance of described electric capacity according to the on or off that described calibration signal controls each switch, and then calibrates institute
State the target low frequency signal of programmable oscillation module output.It specifically may refer to shown in Fig. 3, and calibration signal is to programmable vibration
The schematic diagram that in module, electric capacity is controlled, described electric capacity be arranged to parallel connection several electric capacity C00, C10, C11, C12 ...,
C1n, for electric capacity C10, C10, C11, C12 ..., C1n respectively on its place branch road series connection one switch, as electric capacity C10 institute
One switch S1 of series connection on branch road, one switch S2 of series connection on the branch road of electric capacity C11 place, the rest may be inferred.Then will be described
Calibration signal D0, D1, D2 ..., Dn be connected to described switch S1, S2, S3 ..., Sn upper with control described switch conducting
And cut-off, thus can control which electric capacity can be parallel to electric capacity C00 up.Accordingly, just can be by described calibration signal to can
The value carrying out the electric capacity of repeated charge is programmed.
Similar, can also be adjusted in programmable oscillation module 120 according to described calibration signal and discharge and recharge is carried out to electric capacity
Described electric current size, and then calibrate the target low frequency signal of described programmable oscillation module output.Produce the branch road of electric current
The parallel form similar to electric capacity can also be set to, a switch of connecting respectively in all or part of current branch,
Each switch is controlled by described calibration signal.Accordingly, just by described calibration signal, electric capacity can be charged or discharge
The value of electric current is programmed.
In traditional oscillators, can try one's best and capacitance voltage fall time is made very small.If described capacitance voltage declines
Time is very long, and this period is all very big relative to the dependence of technique, temperature, supply voltage, can directly result in cycle of oscillation inaccurate.
But described capacitance voltage fall time again can not be too short, reason is too short capacitance voltage may be led to not to be fully seated to
Zero.The starting point of so charging voltage is just inaccurate, with technique, temperature, the changing greatly of supply voltage, thus when have impact on charging
Between section precision, also have impact on cycle of oscillation.And the frequency of the target low frequency signal of programmable oscillation module output in the present invention
Rate is unrelated with capacitance voltage fall time, so that the target low frequency signal of output is more accurate.
In one embodiment, described programmable oscillation module 120 includes the first oscillating unit and the second oscillating unit, its
In each oscillating unit include producing resistance with reference to crest voltage, produce the electric capacity of a comparison voltage, the first current source, compare
The described comparison circuit with reference to crest voltage and described comparison voltage and charge/discharge control circuit, wherein based on the first oscillating unit
The electric current that first current source provides is charged to the electric capacity of the first oscillating unit, and the comparison circuit of the first oscillating unit is first
When comparison voltage in oscillating unit is more than or equal to the reference crest voltage in the first oscillating unit, notify the first oscillating unit
Charge/discharge control circuit start discharge and the second oscillating unit charge/discharge control circuit stop electric discharge；Based on the second oscillating unit
The electric current that first current source provides is charged to the electric capacity of the second oscillating unit, and the comparison circuit of the second oscillating unit is second
When comparison voltage in oscillating unit is more than or equal to reference crest voltage in the second oscillating unit, notify the second oscillating unit
Charge/discharge control circuit starts to discharge and the charge/discharge control circuit of the first oscillating unit stops electric discharge.
It should be noted that above-mentioned described stopping electric discharge referring to that charge/discharge control circuit enters non-discharged state, i.e. here
Electricity on described electric capacity cannot be discharged under state, the described electric discharge that starts refers to that charge/discharge control circuit enters electric discharge shape
Electricity on described electric capacity can be discharged by state in this case.
Then by Fig. 4 and Fig. 5, described programmable oscillation module 120 is described below, it should be strongly noted that this
In programmable oscillation module can also be referred to as agitator.
Fig. 4 is programmable oscillation module circuit diagram in one embodiment in the present invention, and described first vibration is single
Unit include the 3rd NMOS tube MN3, the 4th NMOS tube MN4, the first NMOS tube MN1, the first phase inverter INV1, the first current source I11,
Second current source I12 and the first nor gate NOR1, the second oscillating unit include the 5th NMOS tube MN5, the 6th NMOS tube MN6,
Two NMOS tube MN2, the second phase inverter INV2, the first current source I21, the second current source I22 and the second nor gate NOR2.
The one termination voltage VDD of the described second current source I12 in the wherein first oscillating unit, another termination the described 3rd
The drain electrode of NMOS tube MN3, connects between the source electrode of the 3rd NMOS tube MN3 and ground and is used for described in one producing with reference to crest voltage
Resistance R1 (hereinafter referred to as first resistor R1)；The one termination voltage VDD of the described first current source I11 in the first oscillating unit,
Another drain electrode terminating described 4th NMOS tube MN4, connects between the source electrode of the 4th NMO pipe MN4 and ground and is used for producing described in one
The electric capacity C1 (the hereinafter referred to as first electric capacity C1) of raw comparison voltage；The grid of the 3rd NMOS tube MN3 is drained with it and the 4th
The grid of the MN4 of NMOS tube connects；The one termination voltage VDD of the second current source I22 in the second oscillating unit, another termination institute
State the drain electrode of the 5th NMOS tube MN5, connect between the source electrode of the 5th NMOS tube MN5 and ground and be used for described in one producing with reference to peak value
The resistance R2 (hereinafter referred to as second resistance R2) of voltage；One termination voltage of the first current source I21 in the second oscillating unit
VDD, the drain electrode of described 6th NMOS tube MN6 of another termination, a described use of connecting between the source electrode of the 6th NMO pipe MN6 and ground
In the electric capacity C2 (the hereinafter referred to as second electric capacity C2) producing comparison voltage；The grid of the 5th NMOS tube MN5 is drained with it and
The grid of the MN6 of six NMOS tube connects；First NMOS tube MN1 is in parallel with described first electric capacity C1, the second NMOS tube MN2 with described
Second electric capacity C2 is in parallel；A described current source I11 in first oscillating unit is connected to first through described first phase inverter INV1
The first input end 1 of nor gate NOR1, the grid of the first NMOS tube MN1 connects second input of described first nor gate NOR1
The outfan of 2, the first nor gate NOR1 exports described target low frequency signal LCK；Described first electric current in first oscillating unit
Source I21 is connected to second input 2 of the second nor gate NOR2, the grid of the second NMOS tube MN2 through described second phase inverter INV2
Pole connects the first input end 1 of described second nor gate NOR2；The outfan of described first nor gate NOR1 is also with described second
The first input end 1 of nor gate NOR2 connects, the outfan of described second nor gate NOR2 also with described first nor gate NOR1
The second input 2 connect；The input of the first phase inverter INV1 be connected to the first current source I11 and the 4th NMOS tube MN4 it
Between a node on, the input of the second phase inverter INV2 is connected between the first current source I21 and the 6th NMOS tube MN6 one
On node.The signal of the outfan output of wherein said first nor gate NOR1 is described target low frequency signal LCK.
Wherein the 3rd NMOS tube MN3, the 4th NMOS tube MN4 and the first phase inverter INV1 constitute in the first oscillating unit
Comparison circuit, for compare first resistor R1 generation reference crest voltage and the first electric capacity C1 generation comparison voltage；
First NMOS tube MN1 is the charge/discharge control circuit in the first oscillating unit, and the comparison voltage that it produces in the first electric capacity C1 is more than
Or when being equal to the reference crest voltage of first resistor R1 generation, described first electric capacity C1 is discharged；5th NMOS tube MN5,
Six NMOS tube MN6 and the second phase inverter INV2 constitute the comparison circuit in the second oscillating unit, for comparing the second electricity
Reference crest voltage and the comparison voltage of the second electric capacity C2 generation that resistance R2 produces；Second NMOS tube MN2 is the second oscillating unit
In charge/discharge control circuit, the comparison voltage that it produces in the second electric capacity C2 is more than or equal to the reference peak that second resistance R2 produces
During threshold voltage, described second electric capacity C2 is discharged；And the first nor gate NOR1 and the second nor gate NOR2 constitutes two and shakes
Swing the logic circuit that unit is shared.
It follows that the first nor gate in logic circuit described in the output control of comparison circuit in the first oscillating unit
The conducting of MN2 and closure in charge/discharge control circuit in the output of NOR1, and then controllable second oscillating unit；Second oscillating unit
In logic circuit described in the output control of comparison circuit in the second nor gate NOR2 output, and then controllable first vibration
The conducting of MN1 and closure in charge/discharge control circuit in unit.Thus realizing being controlled the function of charge/discharge control circuit by comparison circuit.
Understood by the annexation of each element in Fig. 5 it is assumed that first charging to the first electric capacity C1, when once the first electric capacity C1 is detected
Voltage VC1 when being charged to peak value, the A node of the first phase inverter INV1 outfan just uprises, the output letter of the first nor gate NOR1
, from high step-down, the second electric capacity C2 starts to charge up for number LCK (i.e. target low frequency signal LCK), before the second electric capacity C2 is not charged to peak value,
The B node of the outfan of the second phase inverter INV2 is low level, then the grid D point of the first NMOS tube MN1 is high level, the first electricity
Hold C1 to be discharged.Specifically refer to shown in Fig. 5, wherein VC1 is the voltage of the first electric capacity C1, VC2 is the voltage of the second electric capacity C2,
In first period T1, the first electric capacity C1 starts to be discharged to zero in the starting point of described first period T1 from its peak value, and maintains zero shape
The state extremely terminal of described first period T1；Meanwhile, the second electric capacity C2 starts to charge up from null value in the starting point of first period T1,
The terminal of one period T1 charges to its peak value.Subsequently, after described second electric capacity C2 is charged to peak value, described B point uprises from low, institute
State D point and be changed into low level, a described C1 starts to charge up, before a described C1 charges to peak value, described A point is low level, institute
Stating target low frequency signal LCK is high level, and the second electric capacity C2 is discharged.Specifically refer to shown in Fig. 5, that is, in second phase T2,
Described first electric capacity C1 starts to charge up from null value in the starting point of described second phase T2, charges to it in the terminal of second phase T2
Peak value；Meanwhile, described second electric capacity C2 starts to be discharged to zero in the starting point of second phase T2 from peak value, and maintains zero state to
The terminal of two period T2.Subsequent again, when the voltage VC1 of the first electric capacity C1 is charged to peak value, described A node just uprises, so week
And renew, agitator just vibrates.
In described first period T1, described target low frequency signal LCK is low level, in follow-up second phase T2,
Described target low frequency signal LCK is high level.As can be seen that described first period T1 and second phase T2 constitutes target low frequency
The a cycle of signal LCK.When the first electric capacity C1 and the second electric capacity C2 ceaselessly replaces discharge and recharge, the cycle that will export is T1
The target low frequency signal of+T2.
In the present invention, if ignoring the delay of the delay of comparator and logic circuit (INV1, INV2, NOR1, NOR2)
Time, the cycle of oscillation of described programmable oscillator is equal to the charging interval (i.e. T1) of the first electric capacity C1 and filling of the second electric capacity C2
Electric time (i.e. T2) sum, unrelated with the discharge time of the first electric capacity C1 and the discharge time of the second electric capacity C2, thus improve
Precision cycle of oscillation of described programmable oscillator.If the 3rd NMOS tube MN3 and the breadth length ratio phase of the 4th NMOS tube MN4
Deng the breadth length ratio of the 5th NMOS tube MN5 and the 6th NMOS tube MN6 is equal, the first current source I11 in the first oscillating unit and
The electric current that two current source I12 provide is equal, and the first current source I21 in the second oscillating unit and the second current source I22 provides
Electric current is equal, then, in the first electric capacity C1 charging process, voltage thereon writes and directs I11 R1 from zero, this period first electric capacity
The electric charge that C1 charges is Q1=I12 R1 C1, and corresponding charging current is I11, so the charging interval T1 of the first electric capacity C1
=Q1/I11=I12 R1 C1/I11, wherein I11=I12, so T1=R1 C1；In the same manner, during the charging of the second electric capacity C2
Between T2=R2 C2, cycle of oscillation of described programmable oscillator is T=T1+T2=R1 C1+R2 C2.Wherein, R1 is the
The resistance value of one resistance R1, C1 is the capacitance of the first electric capacity C1, and R2 is the resistance value of second resistance R2, and C2 is the second electric capacity C2
Capacitance.
It follows that capacitance, the second electric capacity only with described first electric capacity C1 for the cycle of described target low frequency signal LCK
The capacitance of C2, the resistance value of first resistor R1 are relevant with the resistance value of second resistance R2, so described calibration signal can be led to
Cross above-mentioned method (i.e. method shown in Fig. 2 or Fig. 3) come to adjust the first electric capacity C1, the second electric capacity C2, first resistor R1 and
The value of second resistance R2 is to adjust the frequency of described target low frequency signal further.
Certainly, if the initial value of the electric current of the first current source I11 and the second current source I12 offer is different, or first
When the initial value of electric current I21 and the second electric current I22 is different, all can be by the processing mode similar to above-mentioned electric capacity, by institute
State correction data signal and above-mentioned electric current is carried out with regulation and control calibration.
In addition to the circuit of a kind of programmable oscillation module shown in Fig. 4, the present invention also provides a kind of compiling of simplification
The circuit of journey oscillation module, as shown in Figure 6.Programmable oscillator in Fig. 6 is with the difference of programmable oscillator in Fig. 4：
The programmable oscillation module of this in figure eliminates second resistance R2, the second current source I22 and the 5th NMOS tube MN5, and the 6th
The grid of NMOS tube MN6 is directly connected to the grid of the 3rd NMOS tube MN3.So, the grid voltage of MN3 provides electricity for MN4
Pressure biasing, this voltage can also be used as the voltage bias of MN6.Work in the operation principle of the programmable oscillator in Fig. 6 and Fig. 4
Make that principle is similar, design only needs to meet the first current source I21 in the second oscillating unit, in the first oscillating unit first
The electric current that current source I11, the second current source I12 provide is all equal, and the length-width ratio of NMOS tube MN3, MN4 and MN6 is all equal i.e.
Can, and thus can obtain：T1=R1 C1, T2=(I1 R1) C2/I4=R1 C2.
Above-mentioned Fig. 4 and Fig. 6 illustrates that two metal-oxide-semiconductors in comparison circuit described in oscillating unit are NMOS tube, and it is in reality
When border is realized, can also be realized using PMOS, MN1 replaces with PMOS MP1 as will be described, and described MN2 is replaced with
PMOS MP2, described MN3, MN4, MN5 and MN6 are replaced with PMOS MP3, MP4, MP5 and MP6 respectively.Accordingly,
Circuit in Fig. 4 becomes：The end producing first resistor R1 with reference to crest voltage in first oscillating unit is connected on voltage VDD
On, on another source electrode terminating at MP3, connect between the drain electrode of MP3 and ground described second current source I12；First oscillating unit
The middle end of the first electric capacity C1 producing comparison voltage is connected on voltage VDD, on another source electrode terminating at MP4, the drain electrode of MP4
Connected between ground described first current source I11, and the current direction of described first current source I11 and the second current source I12 points to
Ground；MP1 is in parallel with described first electric capacity C1；The grid of MP3 is connected with the grid of MP4；Reference peak is produced in second oscillating unit
One end of second resistance R2 of threshold voltage is connected on voltage VDD, on another source electrode terminating at MP5, between the drain electrode of MP5 and ground
Connect described second current source I22；The end producing the second electric capacity C2 of comparison voltage in second oscillating unit is connected on voltage VDD
On, on another source electrode terminating at MP6, connect between the drain electrode of MP6 and ground described first current source I21, described first electric current
The current direction of source I21 and the second current source I22 points to ground；MP2 is in parallel with described second electric capacity C2；The grid of MP5 is with MP6's
Grid connects.Remaining element such as first phase inverter INV1, the first nor gate NOR1, the second phase inverter INV2 and second or non-
Door NOR2 connection all with connect in Fig. 4 identical.
After PMOS, MP3, MP4 and the first phase inverter INV1 constitute the comparison circuit in the first oscillating unit,
The comparison voltage producing for the reference crest voltage and the first electric capacity C1 that compare the generation of first resistor R1；MP1 shakes for first
Swing the charging control circuit in unit, the comparison voltage that it produces in the first electric capacity C1 is less than or equal to what first resistor R1 produced
With reference to the charging control circuit in the first oscillating unit during crest voltage, described first electric capacity C1 is charged；MP5, MP6 with
And second phase inverter INV2 constitute comparison circuit in the second oscillating unit, for comparing the reference of second resistance R2 generation
Crest voltage and the comparison voltage of the second electric capacity C2 generation；MP2 is the charging control circuit in the second oscillating unit, and it is second
In second oscillating unit when the comparison voltage that electric capacity C2 produces is less than or equal to the reference crest voltage of second resistance R2 generation
Charging control circuit is charged to described second electric capacity C2；And the first nor gate NOR1 and the second nor gate NOR2 constitutes two
The logic circuit that individual oscillating unit is shared.
It follows that when using PMOS, logic electricity described in the output control of the comparison circuit in the first oscillating unit
In charging control circuit in the output of the first nor gate NOR1 in road, and then controllable second oscillating unit the conducting of MN2 with
Closure；The output of the second nor gate NOR2 in logic circuit described in the output control of the comparison circuit in the second oscillating unit,
And then can control the conducting of MN1 and closure in charging control circuit in the first oscillating unit.Hereby, it is achieved that by comparison circuit control
The function of charging control circuit.
Certainly, corresponding to Fig. 6, similarly existing NMOS tube can be replaced using PMOS, its principle is similar to the above,
Here just repeat no more.
In sum, the programmable oscillator that the present invention provides can utilize the high-frequency signal of high frequency crystal oscillation device
Produce one calibrated after accurate low-frequency signals, this low-frequency signals do not affected by capacitor discharge time, and degree of accuracy is high,
And due to low frequency crystal oscillator can be saved in the application, thus having saved cost.
Described above has fully disclosed the specific embodiment of the present invention.It is pointed out that being familiar with this field
Any change that technical staff is done to the specific embodiment of the present invention is all without departing from the scope of claims of the present invention.
Correspondingly, the scope of the claim of the present invention is also not limited only to previous embodiment.
Claims (4)
1. a kind of agitator is it is characterised in that it includes the first oscillating unit and the second oscillating unit, wherein each oscillating unit
Including electric with reference to peak value described in the resistance producing with reference to crest voltage, the electric capacity of generation one comparison voltage, the first current source, comparison
The comparison circuit of pressure and described comparison voltage and charge/discharge control circuit,
Based on the electric current that the first current source of the first oscillating unit provides, the electric capacity of the first oscillating unit is charged, first shakes
The comparison circuit swinging unit is more than or equal to the reference peak value in the first oscillating unit in the comparison voltage in the first oscillating unit
During voltage, notify the charge/discharge control circuit stopping that the charge/discharge control circuit of the first oscillating unit starts to discharge with the second oscillating unit
Electric discharge,
Based on the electric current that the first current source of the second oscillating unit provides, the electric capacity of the second oscillating unit is charged, second shakes
The comparison circuit swinging unit is more than or equal to the reference peak value in the second oscillating unit in the comparison voltage in the second oscillating unit
During voltage, notify the charge/discharge control circuit stopping that the charge/discharge control circuit of the second oscillating unit starts to discharge with the first oscillating unit
Electric discharge,
Described first oscillating unit and the second oscillating unit share a logic circuit, described logic circuit include the first nor gate and
Second nor gate, each oscillating unit also includes the second current source,
Comparison circuit in described first oscillating unit includes the 3rd NMOS tube, the 4th NMOS tube and the first phase inverter, and first shakes
Swing the charge/discharge control circuit in unit and include the first NMOS tube, a termination electricity of the second current source in the wherein first oscillating unit
Pressure, the drain electrode of another termination the 3rd NMOS tube, it is connected between the source electrode of described 3rd NMOS tube and ground in the first oscillating unit and produce
The raw resistance with reference to crest voltage, a termination voltage of the first current source in the first oscillating unit, another termination the 4th NMOS
The drain electrode of pipe, is connected the electric capacity producing comparison voltage in the first oscillating unit between the source electrode of described 4th NMOS tube and ground, the
The grid of three NMOS tube and the 4th NMOS tube connects, and produces the described electricity of comparison voltage in the first NMOS tube and the first oscillating unit
Hold in parallel, the drain electrode of the 4th NMOS tube connects the input of the first phase inverter,
Comparison circuit in described second oscillating unit includes the 5th NMOS tube, the 6th NMOS tube and the second phase inverter, and second shakes
Swing the charge/discharge control circuit in unit and include the second NMOS tube, a termination electricity of the second current source in the wherein second oscillating unit
Pressure, the drain electrode of another termination the 5th NMOS tube, it is connected between the source electrode of described 5th NMOS tube and ground in the second oscillating unit and produce
The raw resistance with reference to crest voltage, a termination voltage of the first current source in the second oscillating unit, another termination the 6th NMOS
The drain electrode of pipe, is connected the electric capacity producing comparison voltage in the second oscillating unit between the source electrode of described 6th NMOS tube and ground, the
Two NMOS tube are in parallel with the described electric capacity producing comparison voltage in the second oscillating unit, and the drain electrode connection second of the 6th NMOS tube is anti-
The input of phase device,
The output of the first phase inverter is connected with the first input end of the first nor gate, the grid of the first NMOS tube and the first nor gate
The second input and the outfan of the second nor gate connect, the grid of the outfan of the first nor gate and the second NMOS tube with
And second the first input end of nor gate connect, the output of the second phase inverter is connected with the second input of the second nor gate.
2. according to claim 1 agitator it is characterised in that：Described 3rd NMOS tube and the length-width ratio phase of the 4th NMOS tube
Deng, the length-width ratio of described 5th NMOS tube and the 6th NMOS tube is equal, the first current source in the first oscillating unit and second electricity
The electric current that stream source provides is equal, and the electric current of the first current source in the second oscillating unit and the offer of the second current source is equal.
3. a kind of agitator is it is characterised in that it includes the first oscillating unit and the second oscillating unit, two of which oscillating unit
The shared resistance producing with reference to crest voltage, each oscillating unit also includes electric capacity, the first electricity producing a comparison voltage
With reference to comparison circuit and the charge/discharge control circuit of crest voltage and described comparison voltage described in stream source, comparison,
Based on the electric current that the first current source of the first oscillating unit provides, the electric capacity of the first oscillating unit is charged, first shakes
Swing the comparison circuit of the unit comparison voltage in the first oscillating unit be more than or equal to described with reference to crest voltage when, notify the
The charge/discharge control circuit of one oscillating unit starts to discharge and the charge/discharge control circuit of the second oscillating unit stops electric discharge,
Based on the electric current that the first current source of the second oscillating unit provides, the electric capacity of the second oscillating unit is charged, second shakes
Swing the comparison circuit of the unit comparison voltage in the second oscillating unit be more than or equal to described with reference to crest voltage when, notify the
The charge/discharge control circuit of two oscillating units starts to discharge and the charge/discharge control circuit of the first oscillating unit stops electric discharge,
Described first oscillating unit and the second oscillating unit share a logic circuit and the second current source, and described logic circuit includes
First nor gate and the second nor gate,
Comparison circuit in described first oscillating unit includes the 3rd NMOS tube, the 4th NMOS tube and the first phase inverter, and first shakes
Swing the charge/discharge control circuit in unit and include the first NMOS tube, a termination voltage of the wherein second current source, another termination the 3rd
The drain electrode of NMOS tube, is connected the resistance producing with reference to crest voltage, the first vibration between the source electrode of described 3rd NMOS tube and ground
One termination voltage of the first current source in unit, the drain electrode of another termination the 4th NMOS tube, the source electrode of described 4th NMOS tube
It is connected the electric capacity producing comparison voltage in the first oscillating unit between ground, the grid of the 3rd NMOS tube and the 4th NMOS tube is even
Connect, the first NMOS tube is in parallel with described electric capacity, the drain electrode of the 4th NMOS tube connects the input of the first phase inverter,
Comparison circuit in described second oscillating unit includes the 3rd NMOS tube, the 6th NMOS tube and the second phase inverter, and wherein
The 3rd NMOS tube shared by comparison circuit in comparison circuit in two oscillating units and the first oscillating unit, in the second oscillating unit
Charge/discharge control circuit include the second NMOS tube, a termination voltage of the first current source in the wherein second oscillating unit, another
Terminate the drain electrode of the 6th NMOS tube, be connected producing ratio in the second oscillating unit between the source electrode of described 6th NMOS tube and ground more electric
The electric capacity of pressure, the section between the second current source and the 3rd NMOS tube in the grid of the 6th NMOS tube and described first oscillating unit
Point connects, and the second NMOS tube is in parallel with described electric capacity, and the drain electrode of the 6th NMOS tube connects the input of the second phase inverter,
The output of the first phase inverter is connected with the first input end of the first nor gate, the grid of the first NMOS tube and the first nor gate
The second input and the outfan of the second nor gate connect, the grid of the outfan of the first nor gate and the second NMOS tube with
And second the first input end of nor gate connect, the output of the second phase inverter is connected with the second input of the second nor gate.
4. agitator according to claim 3 it is characterised in that：Described 3rd NMOS tube, the 4th NMOS tube and the 5th
The length-width ratio of NMOS tube is all equal, in the first current source in the first oscillating unit, the second current source and the second oscillating unit
The electric current that first current source provides is all equal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310680402.6A CN103633939B (en) | 2011-08-26 | 2011-08-26 | Oscillator |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110248468 CN102386846B (en) | 2011-08-26 | 2011-08-26 | Programmable oscillator |
| CN201310680402.6A CN103633939B (en) | 2011-08-26 | 2011-08-26 | Oscillator |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110248468 Division CN102386846B (en) | 2011-08-26 | 2011-08-26 | Programmable oscillator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103633939A CN103633939A (en) | 2014-03-12 |
| CN103633939B true CN103633939B (en) | 2017-02-22 |
Family
ID=50214643
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310680402.6A Active CN103633939B (en) | 2011-08-26 | 2011-08-26 | Oscillator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103633939B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107979557A (en) * | 2016-10-25 | 2018-05-01 | 晨星半导体股份有限公司 | Carrier wave frequency deviation estimation device and carrier wave frequency deviation estimation method |
| CN107196606B (en) * | 2017-08-01 | 2023-06-02 | 合肥灿芯科技有限公司 | Oscillator |
| CN110266290B (en) * | 2019-07-02 | 2023-02-03 | 南京中感微电子有限公司 | Oscillator |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101286733A (en) * | 2008-05-26 | 2008-10-15 | 北京中星微电子有限公司 | An oscillator with low voltage and low power consumption |
| CN100486115C (en) * | 2003-05-30 | 2009-05-06 | 因芬奈昂技术股份有限公司 | Self-calibration constant-gain tunable oscillator |
| CN101964657A (en) * | 2010-09-19 | 2011-02-02 | 昆山芯视讯电子科技有限公司 | Low power consumption USB circuit |
| CN102088278A (en) * | 2010-11-17 | 2011-06-08 | 无锡中星微电子有限公司 | Oscillator |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ITMI20022428A1 (en) * | 2002-11-15 | 2004-05-16 | St Microelectronics Srl | PROGRAMMABLE OSCILLATOR. |
| US6998890B2 (en) * | 2004-01-14 | 2006-02-14 | Intersil Americas Inc. | Programmable bandwidth and frequency slewing for phase-lock loop |
-
2011
- 2011-08-26 CN CN201310680402.6A patent/CN103633939B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100486115C (en) * | 2003-05-30 | 2009-05-06 | 因芬奈昂技术股份有限公司 | Self-calibration constant-gain tunable oscillator |
| CN101286733A (en) * | 2008-05-26 | 2008-10-15 | 北京中星微电子有限公司 | An oscillator with low voltage and low power consumption |
| CN101964657A (en) * | 2010-09-19 | 2011-02-02 | 昆山芯视讯电子科技有限公司 | Low power consumption USB circuit |
| CN102088278A (en) * | 2010-11-17 | 2011-06-08 | 无锡中星微电子有限公司 | Oscillator |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103633939A (en) | 2014-03-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106374881B (en) | Quick-start low-power-consumption clock oscillator | |
| CN101197367B (en) | Semiconductor integrated circuit device and internal power control system including the same | |
| CN101656519B (en) | Calibration circuit of RC filter and method | |
| CN107681994A (en) | A kind of pierce circuit | |
| CN104122936B (en) | A kind of MCU chip frequency-dividing clock means for correcting and method | |
| CN102356549A (en) | Process, voltage, temperature compensated oscillator | |
| CN103441760A (en) | High-precision annular oscillator, and frequency calibration circuit and method thereof | |
| CN102916679A (en) | Circuit for supplying precise low-frequency clock signal, and control method for circuit | |
| CN105530002B (en) | A kind of high precision clock generation device | |
| CN105336373B (en) | The calibration system and calibration method of Efuse module and its blowout current | |
| CN102253643A (en) | High-precision time measuring circuit and method | |
| CN103633939B (en) | Oscillator | |
| CN102394607A (en) | High-precision oscillator | |
| CN110708062A (en) | Self-calibration relaxation oscillator | |
| CN106961260A (en) | The clock generation circuit of low-power consumption adjustable frequency, adjustable duty cycle | |
| CN102386846B (en) | Programmable oscillator | |
| CN103888138B (en) | Method for outputting high-precision and high-frequency clock signals and oscillating circuit | |
| CN102332893B (en) | Programmable filter circuit | |
| CN202475390U (en) | Apparatus for controlling powering-on order of plurality of power supplies | |
| CN106017730A (en) | Temperature sensor integrated in RFID tag | |
| CN203492007U (en) | High-precision ring oscillator and frequency calibration circuit thereof | |
| TWI428921B (en) | Charge pump and method for operating the same | |
| CN101789783B (en) | Digital delay phase-locked loop | |
| CN204065907U (en) | A kind of MCU chip frequency-dividing clock means for correcting | |
| CN202190255U (en) | High-precision oscillator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| CB02 | Change of applicant information |
Address after: 214028 Jiangsu Province, Wuxi City District Qingyuan Road No. 18 Taihu International Science Park sensor network university science and Technology Park 530 building A1001 Applicant after: WUXI ZHONGGAN MICROELECTRONIC CO., LTD. Address before: A 530 Taihu international science and Technology Park building 214028 Qingyuan Road in Jiangsu province Wuxi City District 10 layer Applicant before: Wuxi Vimicro Co., Ltd. |
|
| COR | Change of bibliographic data | ||
| GR01 | Patent grant |