CN103489392A - Time schedule control method, time program controller and display device - Google Patents
Time schedule control method, time program controller and display device Download PDFInfo
- Publication number
- CN103489392A CN103489392A CN201310500729.0A CN201310500729A CN103489392A CN 103489392 A CN103489392 A CN 103489392A CN 201310500729 A CN201310500729 A CN 201310500729A CN 103489392 A CN103489392 A CN 103489392A
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- vision signal
- time schedule
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a time schedule control method, a time schedule controller and a display device. The time schedule control method is used for reducing the power consumption of the time schedule controller and the display device and reducing electromagnetic signal interferences caused in a signal transmission process. The time schedule control method comprises the following steps: comparing received video signals of a current row from a video signal source with video signals of the last row by the time schedule controller; when the video signals of the current row are the same as the video signals of the last row, not carrying out data processing on the video signals of the current row and not generating a synchronous control signal; otherwise, carrying out the data processing on the video signals of the current row to obtain data signals and the synchronous control signals; and outputting the data signals and the synchronous control signals to a source electrode driving circuit.
Description
Technical field
The present invention relates to technical field of flat panel display, relate in particular to a kind of sequential control method, time schedule controller and display device.
Background technology
Display device, as Thin Film Transistor-LCD (Thin Film Transistor Liquid Crystal Display, TFT-LCD) and Organic Light Emitting Diode (Organic Light Emitting Diode, OLED) display, show that image is that grid line and the data line be respectively on array base palte by time schedule controller (TCON) control gate driver circuit and source electrode drive circuit provides signal, realizes that image shows.
Particularly, gate driver circuit is followed successively by every a line grid line input gated sweep signal, makes the sub-pix that described grid line is corresponding open simultaneously.When opening every a line sub-pix, source electrode drive circuit (S-IC) is the data line input data signal be connected with each sub-pix simultaneously, realizes that the image of this row sub-pix shows.
Prior art, the control method of time schedule controller is: data-signal corresponding to every a line sub-pix that export in the receiving video signals source successively, and the data-signal corresponding to every a line sub-pix carries out the data processing, each row data-signal and the timing control signal (comprising synchronous control signal Start pulse and clock signal clk) processed are exported to source electrode drive circuit.That is to say, whether the data-signal that the every a line sub-pix no matter video signal source is exported is corresponding is identical, time schedule controller is processed data-signal corresponding to every a line sub-pix, such as every a line Low Voltage Differential Signal (LVDS) is carried out to the steps such as GTG modulation treatment, finally export micro-Low Voltage Differential Signal (Mini-LVDS).Because the data treatment progress of TCON is more complicated, data processing time is longer, and power consumption is also higher.In addition, time schedule controller TCON is exported every a line sub-pix of processing, transfer data to source electrode drive circuit, because the output data are high-frequency signal, exist electromagnetic signal to disturb (Electromagnetic Interference, EMI), the electromagnetic signal in display panel is disturbed the display effect that can affect image.
In sum, the prior art sequential control method causes the higher problems of module power consumption such as time schedule controller and source electrode drive circuit to I haven't seen you for ages, and causes the problem that electromagnetic signal is disturbed, and is unfavorable for realizing low-power consumption, the display panel disturbed without electromagnetic signal.
Summary of the invention
The embodiment of the present invention provides a kind of sequential control method, time schedule controller and display device, in order to the power consumption that reduces time schedule controller and display device and reduce the electromagnetic signal caused in signals transmission and disturb.
A kind of sequential control method that the embodiment of the present invention also provides comprises: the vision signal of the current line from video signal source and lastrow vision signal that time schedule controller will receive compare; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not carried out the data processing and do not produced synchronous control signal; Otherwise, the current line vision signal is carried out to data and processes generation data-signal and synchronous control signal, and export described data-signal and synchronous control signal to source electrode drive circuit.
Preferably, the current line vision signal is carried out to data and process the generation data-signal, be specially: at least the current line differential signal is carried out to the GTG modulation and produce data-signal.
Preferably, also comprise:
When described source electrode drive circuit receives described data-signal and synchronous control signal, pre-stored data-signal is updated to the current data-signal received;
When source electrode drive circuit does not receive described synchronous control signal, do not upgrade pre-stored data-signal.
The embodiment of the present invention provides a kind of time schedule controller, comprising: output control module, data processing module and control signal generation module;
Output control module, compare for the vision signal from video signal source and the lastrow vision signal that will receive; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not sent to described data processing module; Otherwise, described current line vision signal is sent to described data processing module;
Data processing module, process and produce data-signal for the vision signal to from described output control module; Export the every a line vision signal after described processing to source electrode drive circuit;
The control signal generation module, for when data processing module is exported the every a line vision signal after described processing, produce synchronous control signal, and export synchronous control signal to described source electrode drive circuit.
Preferably, described data processing module specifically for, the current line Low Voltage Differential Signal is carried out to GTG modulation and produces data-signal.
Preferably, also comprise:
Video signal interface, for receiving successively the multi-line video signal from video signal source, be transmitted to described output control module by described vision signal.
Preferably, video signal interface comprises first interface and the second interface;
Described first interface is for receiving the odd-numbered line vision signal;
Described the second interface is for receiving the even number line vision signal.
Preferably, described output control module, comprise memory module, comparison module and control module;
Described memory module is for preserving the video information that video signal interface receives;
Described comparison module compares specifically for the lastrow vision signal of the current line vision signal by receiving and the storage of described memory module;
Described control module, for when described comparison module comparative result being current line vision signal when identical with the lastrow vision signal, does not send to data processing module by the current line vision signal; Otherwise, the current line vision signal is sent to data processing module.
The embodiment of the present invention provides a kind of display device, comprises the time schedule controller of above-mentioned either type.
The sequential control method provided at embodiments of the invention, when time schedule controller often receives a line vision signal, compare current line vision signal and pre-stored lastrow vision signal; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not carried out the data processing and do not produced synchronous control signal, data-signal and synchronous control signal after not processing to source electrode drive circuit output, source electrode drive circuit, when not receiving synchronous control signal, does not upgrade the data-signal of self storing.Save the processing of the vision signal that time schedule controller provides video source, reduced power consumption and computing cost.And saved the transmission of data, reduced the electromagnetic signal interference that data transmission is brought.
The accompanying drawing explanation
The sequential control method overall flow schematic diagram that Fig. 1 provides for the embodiment of the present invention;
One of time schedule controller structural representation that Fig. 2 provides for the embodiment of the present invention;
Two of the time schedule controller structural representation that Fig. 3 provides for the embodiment of the present invention;
The source electrode drive circuit structural representation be connected with time schedule controller that Fig. 4 provides for the embodiment of the present invention;
Fig. 5 is the data configuration schematic diagram of existing display device low-swing difference signal commonly used;
Fig. 6 is the data configuration schematic diagram of existing display device micro-Low Voltage Differential Signal commonly used.
Embodiment
The embodiment of the present invention provides a kind of sequential control method, time schedule controller and display device, in order to the power consumption that reduces time schedule controller and display device and reduce the electromagnetic signal caused in signals transmission and disturb.
Time schedule controller of the present invention during by the vision signal receiving from video signal source, at first compares current line vision signal and lastrow vision signal, if the two is identical, does not export this row vision signal, and does not export synchronous control signal.Source electrode drive circuit is not when receiving timing control signal, and the data-signal of self not being stored is upgraded.Save the processing of the vision signal that time schedule controller provides video source, reduced power consumption and computing cost.And saved the transmission of data, reduced the electromagnetic signal interference that data transmission is brought.
Illustrate below with reference to accompanying drawing the technical scheme that the embodiment of the present invention provides.
Referring to Fig. 1, the sequential control method integral body that the embodiment of the present invention provides comprises the following steps:
S11, time schedule controller compare the current line vision signal and the lastrow vision signal that receive, when the current line vision signal is identical with the lastrow vision signal, and execution step S13; Otherwise, execution step S12
S12, the current line vision signal is carried out to data process to produce data-signal, produce synchronous control signal simultaneously; Export described data-signal and synchronous control signal to source electrode drive circuit.
S13, do not process the current line vision signal, do not produce synchronous control signal.
Preferably, the current line vision signal is carried out to data and process the generation data-signal, be specially: at least the current line differential signal is carried out to the GTG modulation and produce data-signal.
For source electrode drive circuit, when described source electrode drive circuit receives described data-signal and synchronous control signal, pre-stored data-signal is updated to the current data-signal received;
When source electrode drive circuit does not receive described synchronous control signal, do not upgrade pre-stored data-signal.
Referring to Fig. 2, the time schedule controller 1 that the embodiment of the present invention provides comprises:
Output control module 11, data processing module 12 and control signal generation module 13;
Output control module 11, compare for the vision signal from video signal source and the lastrow vision signal that will receive; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not sent to data processing module 12; Otherwise, described current line vision signal is sent to data processing module 12;
Control signal generation module 13, for when data processing module 12 is exported the every a line vision signal after described processing, produce synchronous control signal, and export synchronous control signal to source electrode drive circuit 3.
It should be noted that, in specific implementation process, also comprise:
12 pairs of every a line vision signals from output control module 11 of data processing module carry out when data are processed the generation data-signal going back clocking CLK, while clock signal CLK when outputting data signals, this belongs to prior art, repeats no more here.
Below specifically introduce the output control module 11 in the time schedule controller 1 shown in Fig. 2.
Particularly, output control module 11 receives the vision signal of the first row from video signal source 2, preserves this row vision signal, and exports to data processing module 12, and control signal generation module 13 produces synchronous control signal (Start pulse) simultaneously;
Output control module 11 receives the vision signal of the second row from video signal source 2, the first row vision signal of this second row vision signal and preservation is compared, when the two is identical, preserve the second row vision signal, perhaps do not preserve the second row vision signal (because the second row vision signal is identical with the two numerical value of the first row vision signal), and, to data processing module 12 output the second row vision signals, control signal generation module 13 does not produce and does not export synchronous control signal (Start pulse) simultaneously; When the two is incomplete same, preserve the second row vision signal, to data processing module 12 output the second row vision signals, control signal generation module 13 produces and output synchronous control signal (Start pulse) simultaneously.
By that analogy, until receive last column vision signal, to last column vision signal, process as follows;
Output control module 11 receives last column vision signal, the lastrow vision signal of this last column vision signal and preservation is compared, when the two is identical, preserve last column vision signal, perhaps do not preserve last column vision signal (because last column vision signal is identical with the two numerical value of lastrow vision signal), and, to data processing module 12 output last column vision signals, control signal generation module 13 does not produce and does not export synchronous control signal (Start pulse) simultaneously; When the two is incomplete same, preserve last column vision signal, to data processing module 12 output last column vision signals, control signal generation module 13 produces and output synchronous control signal (Start pulse) simultaneously.
Preferably, referring to Fig. 3, also be provided with video signal interface 14 in time schedule controller 1, between video signal source 2 and output control module 11; Video signal interface 14, for receiving successively the multi-line video signal corresponding with every a line sub-pix from video signal source, is transmitted to output control module 11 by every a line vision signal.
Preferably, video signal interface 14 comprises first interface 141 and the second interface 142, is respectively used to receive odd-numbered line vision signal and even number line vision signal.
Preferably, referring to Fig. 3, output control module 11, comprise comparison module 111, control module 112 and memory module 113;
The video information that memory module 113 receives for preserving video signal interface 14;
Comparison module 111 compares specifically for lastrow vision signal pre-stored in the vision signal of the current line from video signal interface 14 that will receive and memory module 113;
Control module 112 is current line vision signal when identical with the lastrow vision signal for the result when described comparison module comparison, the current line vision signal is not sent to data processing module 12; Otherwise, the current line vision signal is sent to data processing module 12.
Below will specifically introduce the principle of work of source electrode drive circuit.
Referring to Fig. 4, the main transmission realized the data-signal from time schedule controller 1 of source electrode drive circuit 3.
Source electrode drive circuit 3 mainly comprises shift register (Shift Register) 31, latch (Latch) 32 and digital to analog converter (D/A converter) 33 and output state 34 etc.Source electrode drive circuit 3 is according to timing control signal (Start Pulse) and input clock signal (CLK) from time schedule controller 1, by shift register (Shift Register) 31, data-signal is preserved, utilize latch (Latch) 32 circuit at a horizontal cycle, data-signal to be latched, finally by digital to analog converter (D/A Converter) 33, digital signal (Digital) is converted into to simulating signal (Analog) output.Only have the data-signal that time schedule controller 1 could be processed when source electrode drive circuit 3 receives the synchronous control signal (Start Pulse) of time schedule controller 1 output to store in shift register 31, when time schedule controller 1 is not exported synchronous control signal (Start Pulse), source electrode drive circuit 3 does not receive the data-signal of time schedule controller 1 transmission, the data-signal of storage when the data-signal in shift register 31 remains time schedule controller 1 last normal output synchronous control signal (Start Pulse).
The above embodiment of the present invention is when panel display frame, whether the current line vision signal that time schedule controller first relatively receives is identical with the lastrow vision signal, if the data of adjacent two row are identical, time schedule controller is just no longer processed a line vision signal newly received, simultaneously, time schedule controller is not exported synchronous control signal (Start Pulse), the data-signal of storing in the shift register of source electrode drive circuit is the data-signal after upgrading while receiving synchronous control signal (Start Pulse) for the last time, after time schedule controller receives new vision signal, vision signal is processed and obtained data-signal, outputting data signals and synchronous control signal (Start Pulse) again, after source electrode drive circuit receives synchronous control signal (Start Pulse), data-signal according to the described new data-signal received and the preservation of renewal shift register.By above process, can find out, the source driving method of this display panel can effectively be saved the data treatment progress of time schedule controller, simultaneously because time schedule controller is not exported synchronous control signal (Start Pulse), source electrode drive circuit is no longer accepted the data-signal of time schedule controller output, reduced the communication between time schedule controller and source electrode drive circuit, power consumption and the electromagnetic signal that can effectively reduce module are disturbed (EMI).
Fig. 5 and Fig. 6 are respectively data configuration (Data mapping) schematic diagram of existing display device two kinds of different-format differential signals commonly used.Fig. 5 is the data configuration schematic diagram that form is low-swing difference signal (RSDS), and Fig. 6 is the data configuration schematic diagram that form is micro-Low Voltage Differential Signal (Mini-LVDS).
As shown in Figure 5 and Figure 6, RSDS and Mini-LVDS are by a pair of positive negative signal to forming a pair of differential pair, and the two is mainly used in the interface between time schedule controller TCON and source electrode drive circuit.
In Fig. 5, RSCLKP/N means to receive with form clock signal corresponding to differential signal that is RSDS;
RSR0P/N～RSR2P/N means respectively the differential signal corresponding with red pixel (R);
RSG0P/N～RSG2P/N means respectively the differential signal corresponding with green pixel (G);
RSB0P/N～RSB2P/N means respectively the differential signal corresponding with blue pixel (B).
In Fig. 6, MLCLK means to receive with form clock signal corresponding to differential signal that is Mini-LVDS;
ML0PN and ML3PN mean respectively the differential signal corresponding with red pixel (R);
ML1PN and ML4PN mean respectively the differential signal corresponding with green pixel (G);
ML2PN and ML5PN mean respectively the differential signal corresponding with blue pixel (B).
Referring to Fig. 5, during the signal transmission, RSDS has independently synchronous control signal (Start Pulse) (STH in Fig. 5) signal, after time schedule controller output synchronous control signal (Start Pulse) is given source electrode drive circuit, source electrode drive circuit is according to synchronous control signal (Start Pulse) and input clock signal (CLK), by shift register, picture signal is stored successively, utilize the Latch circuit at a horizontal cycle, it to be latched, finally by D/A Converter, be transformed to analog signal output.If time schedule controller compares with the previous row data before output next line data, if data are identical, time schedule controller does not carry out the data-signal transmission to source electrode drive circuit, not export synchronous control signal (Start Pulse) to source electrode drive circuit simultaneously, in source electrode drive circuit, the data in shift register are still the data while receiving synchronous control signal (Start Pulse) for the last time, can effectively save the process of time schedule controller deal with data and reduce the communication between time schedule controller and source electrode drive circuit, to realize effectively reducing the purpose of module power consumption and EMI.
Referring to Fig. 6, the synchronous control signal of Mini-LVDS (Start pulse) function is achieved in the following ways, when time schedule controller detects the ML0PN data channel, it in continuous 12 clock clk cycles, is high level, the simultaneously next clock period is low level, mean that time schedule controller is to synchronous control signal of source electrode drive circuit (Start Pulse), source electrode drive circuit starts to process the active data signal.Time schedule controller is first contrasted with the data of previous row before the output of next line data, or data are identical, time schedule controller is set to high-impedance state to the output of ML0PN, because source electrode drive circuit does not receive synchronous control signal (Start Pulse), in source electrode drive circuit, the data in shift register are the data while receiving synchronous control signal Start Pulse for the last time, effectively save the process of time schedule controller deal with data and reduce the communication between time schedule controller and source electrode drive circuit, to realize effectively reducing the purpose of module power consumption and electromagnetic signal interference (EMI).
In sum, the sequential control method that embodiments of the invention provide, when time schedule controller often receives a line vision signal, compare current line vision signal and pre-stored lastrow vision signal; When the current line vision signal is identical with the lastrow vision signal, be left intact; Data-signal, clock signal and synchronous control signal after not processing to source electrode drive circuit output, source electrode drive circuit, when not receiving synchronous control signal, does not upgrade the data-signal of self storing.Save the processing of the vision signal that time schedule controller provides video source, reduced power consumption and computing cost.And saved the transmission of data, reduced the electromagnetic signal interference that data transmission is brought.
Obviously, those skilled in the art can carry out various changes and modification and not break away from the spirit and scope of the present invention the present invention.Like this, if within of the present invention these are revised and modification belongs to the scope of the claims in the present invention and equivalent technologies thereof, the present invention also is intended to comprise these changes and modification interior.
Claims (9)
1. a sequential control method, is characterized in that, comprising:
The vision signal of the current line from video signal source and lastrow vision signal that time schedule controller will receive compare; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not carried out the data processing and do not produced synchronous control signal; Otherwise, the current line vision signal is carried out to data and processes generation data-signal and synchronous control signal, and export described data-signal and synchronous control signal to source electrode drive circuit.
2. method according to claim 1, is characterized in that, the current line vision signal carried out to data and process the generation data-signal, is specially: at least the current line differential signal is carried out to the GTG modulation and produce data-signal.
3. method according to claim 1, is characterized in that, also comprises:
When described source electrode drive circuit receives described data-signal and synchronous control signal, pre-stored data-signal is updated to the current data-signal received;
When source electrode drive circuit does not receive described synchronous control signal, do not upgrade pre-stored data-signal.
4. a time schedule controller, is characterized in that, comprising: output control module, data processing module and control signal generation module;
Output control module, compare for the vision signal from video signal source and the lastrow vision signal that will receive; When the current line vision signal is identical with the lastrow vision signal, the current line vision signal is not sent to described data processing module; Otherwise, described current line vision signal is sent to described data processing module;
Data processing module, process and produce data-signal for the vision signal to from described output control module; Export the every a line vision signal after described processing to source electrode drive circuit;
The control signal generation module, for when data processing module is exported the every a line vision signal after described processing, produce synchronous control signal, and export synchronous control signal to described source electrode drive circuit.
5. time schedule controller according to claim 4, is characterized in that, described data processing module specifically for, the current line Low Voltage Differential Signal is carried out to GTG modulation and produces data-signal.
6. time schedule controller according to claim 4, is characterized in that, also comprises:
Video signal interface, for receiving successively the multi-line video signal from video signal source, be transmitted to described output control module by described vision signal.
7. time schedule controller according to claim 6, is characterized in that, video signal interface comprises first interface and the second interface;
Described first interface is for receiving the odd-numbered line vision signal;
Described the second interface is for receiving the even number line vision signal.
8. time schedule controller according to claim 4, is characterized in that, described output control module comprises memory module, comparison module and control module;
Described memory module is for preserving the video information that video signal interface receives;
Described comparison module compares specifically for the lastrow vision signal of the current line vision signal by receiving and the storage of described memory module;
Described control module, for when described comparison module comparative result being current line vision signal when identical with the lastrow vision signal, does not send to data processing module by the current line vision signal; Otherwise, the current line vision signal is sent to data processing module.
9. a display device, is characterized in that, comprises the described time schedule controller of the arbitrary claim of claim 4-8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310500729.0A CN103489392A (en) | 2013-10-22 | 2013-10-22 | Time schedule control method, time program controller and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310500729.0A CN103489392A (en) | 2013-10-22 | 2013-10-22 | Time schedule control method, time program controller and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103489392A true CN103489392A (en) | 2014-01-01 |
Family
ID=49829578
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310500729.0A Pending CN103489392A (en) | 2013-10-22 | 2013-10-22 | Time schedule control method, time program controller and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103489392A (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104835470A (en) * | 2015-05-26 | 2015-08-12 | 合肥京东方光电科技有限公司 | Display substrate driving device and driving method, and display equipment |
| CN106060341A (en) * | 2016-08-12 | 2016-10-26 | 武汉华星光电技术有限公司 | Method for reducing power consumption of screen driver board and low-power-consumption screen driver board |
| CN106548743A (en) * | 2016-12-16 | 2017-03-29 | 友达光电股份有限公司 | Pixel array device and segment driving method |
| CN107038998A (en) * | 2017-06-27 | 2017-08-11 | 芯颖科技有限公司 | Display driving method, device and system |
| CN107068112A (en) * | 2017-06-05 | 2017-08-18 | 青岛海信电器股份有限公司 | Method of adjustment and device for electromagnetic interference peak value in display device |
| CN109192127A (en) * | 2018-10-29 | 2019-01-11 | 合肥鑫晟光电科技有限公司 | Sequence controller and its driving method, display device |
| CN109448650A (en) * | 2018-12-19 | 2019-03-08 | 惠科股份有限公司 | A kind of driving method of display device, drive module and display device |
| CN110111738A (en) * | 2019-05-31 | 2019-08-09 | 京东方科技集团股份有限公司 | Pixel circuit, display base plate, display device and driving method |
| WO2020052080A1 (en) * | 2018-09-10 | 2020-03-19 | 惠科股份有限公司 | Display device and driving method |
| CN112614466A (en) * | 2020-12-18 | 2021-04-06 | 硅谷数模(苏州)半导体有限公司 | Display data transmission method and device and display equipment |
| CN112634837A (en) * | 2020-12-18 | 2021-04-09 | 硅谷数模(苏州)半导体有限公司 | Display data transmission method and device and display equipment |
| WO2022052203A1 (en) * | 2020-09-10 | 2022-03-17 | Tcl华星光电技术有限公司 | Timing controller and control method therefor, and display device comprising timing controller |
| CN114550636A (en) * | 2022-03-08 | 2022-05-27 | 北京奕斯伟计算技术有限公司 | Control method of data driver and time sequence controller and electronic equipment |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070222737A1 (en) * | 2005-12-02 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
| CN101221741A (en) * | 2006-12-29 | 2008-07-16 | 美国凹凸微系有限公司 | Method of driving display device |
| CN101587694A (en) * | 2008-05-20 | 2009-11-25 | 乐金显示有限公司 | Liquid crystal display device and driving method thereof |
| CN101615383A (en) * | 2008-06-23 | 2009-12-30 | 联咏科技股份有限公司 | Be used for driving method and relevant apparatus that LCD reduces consumed power |
| CN102044226A (en) * | 2009-10-20 | 2011-05-04 | 乐金显示有限公司 | Device and method for driving liquid crystal display device |
| CN102542980A (en) * | 2010-12-22 | 2012-07-04 | 乐金显示有限公司 | Timing controller and organic light emitting diode display device using the same |
| US20120299974A1 (en) * | 2011-05-23 | 2012-11-29 | Yong-Yun Park | Timing controller and a display device including the same |
| CN102810294A (en) * | 2012-08-01 | 2012-12-05 | 京东方科技集团股份有限公司 | Displaying method, displaying device and displaying system |
| CN103035215A (en) * | 2011-10-05 | 2013-04-10 | 三星电子株式会社 | Display apparatus and driving method thereof |
| CN103051917A (en) * | 2011-10-14 | 2013-04-17 | 三星电子株式会社 | Image output apparatus and method for outputting image thereof |
| KR101307557B1 (en) * | 2012-03-09 | 2013-09-12 | 엘지디스플레이 주식회사 | Display device and method for controlling panel self refresh operation thereof |
-
2013
- 2013-10-22 CN CN201310500729.0A patent/CN103489392A/en active Pending
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070222737A1 (en) * | 2005-12-02 | 2007-09-27 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
| CN101221741A (en) * | 2006-12-29 | 2008-07-16 | 美国凹凸微系有限公司 | Method of driving display device |
| CN101587694A (en) * | 2008-05-20 | 2009-11-25 | 乐金显示有限公司 | Liquid crystal display device and driving method thereof |
| CN101615383A (en) * | 2008-06-23 | 2009-12-30 | 联咏科技股份有限公司 | Be used for driving method and relevant apparatus that LCD reduces consumed power |
| CN102044226A (en) * | 2009-10-20 | 2011-05-04 | 乐金显示有限公司 | Device and method for driving liquid crystal display device |
| CN102542980A (en) * | 2010-12-22 | 2012-07-04 | 乐金显示有限公司 | Timing controller and organic light emitting diode display device using the same |
| US20120299974A1 (en) * | 2011-05-23 | 2012-11-29 | Yong-Yun Park | Timing controller and a display device including the same |
| CN103035215A (en) * | 2011-10-05 | 2013-04-10 | 三星电子株式会社 | Display apparatus and driving method thereof |
| CN103051917A (en) * | 2011-10-14 | 2013-04-17 | 三星电子株式会社 | Image output apparatus and method for outputting image thereof |
| KR101307557B1 (en) * | 2012-03-09 | 2013-09-12 | 엘지디스플레이 주식회사 | Display device and method for controlling panel self refresh operation thereof |
| CN102810294A (en) * | 2012-08-01 | 2012-12-05 | 京东方科技集团股份有限公司 | Displaying method, displaying device and displaying system |
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104835470B (en) * | 2015-05-26 | 2018-11-20 | 合肥京东方光电科技有限公司 | Display base plate driving device and driving method, display equipment |
| CN104835470A (en) * | 2015-05-26 | 2015-08-12 | 合肥京东方光电科技有限公司 | Display substrate driving device and driving method, and display equipment |
| CN106060341A (en) * | 2016-08-12 | 2016-10-26 | 武汉华星光电技术有限公司 | Method for reducing power consumption of screen driver board and low-power-consumption screen driver board |
| CN106548743A (en) * | 2016-12-16 | 2017-03-29 | 友达光电股份有限公司 | Pixel array device and segment driving method |
| CN106548743B (en) * | 2016-12-16 | 2019-06-14 | 友达光电股份有限公司 | Pixel array device and segment driving method |
| CN107068112B (en) * | 2017-06-05 | 2019-09-10 | 青岛海信电器股份有限公司 | For showing the method for adjustment and device of electromagnetic interference peak value in equipment |
| CN107068112A (en) * | 2017-06-05 | 2017-08-18 | 青岛海信电器股份有限公司 | Method of adjustment and device for electromagnetic interference peak value in display device |
| CN107038998A (en) * | 2017-06-27 | 2017-08-11 | 芯颖科技有限公司 | Display driving method, device and system |
| WO2020052080A1 (en) * | 2018-09-10 | 2020-03-19 | 惠科股份有限公司 | Display device and driving method |
| US11295692B2 (en) | 2018-09-10 | 2022-04-05 | HKC Corporation Limited | Display device and driving method |
| US11069275B2 (en) | 2018-10-29 | 2021-07-20 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Timing controller having detection circuit and control circuit, and driving method and display device thereof |
| CN109192127A (en) * | 2018-10-29 | 2019-01-11 | 合肥鑫晟光电科技有限公司 | Sequence controller and its driving method, display device |
| CN109448650A (en) * | 2018-12-19 | 2019-03-08 | 惠科股份有限公司 | A kind of driving method of display device, drive module and display device |
| CN109448650B (en) * | 2018-12-19 | 2021-08-06 | 惠科股份有限公司 | Driving method and driving module of display device and display device |
| CN110111738A (en) * | 2019-05-31 | 2019-08-09 | 京东方科技集团股份有限公司 | Pixel circuit, display base plate, display device and driving method |
| WO2022052203A1 (en) * | 2020-09-10 | 2022-03-17 | Tcl华星光电技术有限公司 | Timing controller and control method therefor, and display device comprising timing controller |
| CN112634837A (en) * | 2020-12-18 | 2021-04-09 | 硅谷数模(苏州)半导体有限公司 | Display data transmission method and device and display equipment |
| CN112614466A (en) * | 2020-12-18 | 2021-04-06 | 硅谷数模(苏州)半导体有限公司 | Display data transmission method and device and display equipment |
| CN114550636A (en) * | 2022-03-08 | 2022-05-27 | 北京奕斯伟计算技术有限公司 | Control method of data driver and time sequence controller and electronic equipment |
| CN114550636B (en) * | 2022-03-08 | 2023-05-23 | 北京奕斯伟计算技术股份有限公司 | Control method of data driver and timing controller and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103489392A (en) | Time schedule control method, time program controller and display device | |
| US10186187B2 (en) | Organic light-emitting diode display with pulse-width-modulated brightness control | |
| KR102114155B1 (en) | Display device and driving method thereof | |
| CN103489425B (en) | Level shifting circuit, array base palte and display device | |
| US20150318052A1 (en) | Shift register unit, gate drive circuit and display device | |
| CN105374331A (en) | Gate driver on array (GOA) circuit and display by using the same | |
| CN104183219A (en) | Scanning drive circuit and organic light-emitting displayer | |
| US10657864B2 (en) | Drive circuit of display device and driving method for display device having single-ended to differential modules | |
| CN104680991A (en) | Level shifting circuit and method for GOA-framework liquid crystal panel | |
| CN102368378B (en) | Gate drive unit and gate drive circuit | |
| CN105118465A (en) | GOA circuit and driving method thereof, and liquid crystal displayer | |
| CN102426817B (en) | Shift register circuit | |
| US9379697B2 (en) | Gate driver circuit and display apparatus having the same | |
| TW201333925A (en) | Drive control device, display device equipped with same, and drive control method | |
| CN103514840A (en) | Integrated gate driving circuit and liquid crystal panel | |
| US10504478B2 (en) | Semiconductor device having shifted operation voltages in different modes and electronic apparatus thereof | |
| CN105185324A (en) | Liquid crystal display panel and device | |
| CN104835470A (en) | Display substrate driving device and driving method, and display equipment | |
| CN102968970B (en) | Driving device and driving method for display panel | |
| JP5348371B2 (en) | Liquid crystal display device and driving method of liquid crystal display device | |
| CN105118464A (en) | GOA circuit and driving method thereof, and liquid crystal displayer | |
| CN107516500A (en) | The driving method and drive device of GOA circuits | |
| CN110060616B (en) | Shifting register unit, driving method thereof and grid driving circuit | |
| CN107705739B (en) | Scan drive circuit and display device | |
| CN104299554A (en) | Shifting register, array substrate and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140101 |