CN103246479A - Memory management method and electronic device implementing same - Google Patents
Memory management method and electronic device implementing same Download PDFInfo
- Publication number
- CN103246479A CN103246479A CN201210030975XA CN201210030975A CN103246479A CN 103246479 A CN103246479 A CN 103246479A CN 201210030975X A CN201210030975X A CN 201210030975XA CN 201210030975 A CN201210030975 A CN 201210030975A CN 103246479 A CN103246479 A CN 103246479A
- Authority
- CN
- China
- Prior art keywords
- memory body
- data
- module
- memory
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Disclosed are a memory management method and an electronic device implementing the same. The memory management method is implemented by the electronic device, the electronic device comprises at least one memory module, and the memory modules form a plurality of memory blocks. The memory management method includes steps of receiving an execution instruction; rearranging at least one datum stored in each memory module according to the execution instruction so as to store the datum in a single memory block or multiple continuous memory blocks in a centralized manner; and stopping powering other unused memory blocks among the multiple memory blocks. The invention further provides the electronic device implementing the memory management method. The memory management method and the electronic device have the advantages that when the electronic device is in an idle state or a sleep state, the data stored in the memory modules can be rearranged and concentrated in the partial memory blocks, and the other unused memory blocks of the memory modules are powered off, so that an effect of saving energy is realized, and redundant power consumption is reduced.
Description
Technical field
The present invention relates to a kind of memory body management method, particularly a kind of use part of memory body module of closing is to reach the memory body management method of power saving effect.
Background technology
Many electronic installations are under idle state or the park mode at device itself in order to reach power saving effect now, and the part assembly of device can be closed or stop power supply, to reduce unnecessary electric quantity consumption, and for example display screen, hard disk, processor etc.Yet with regard to memory body, in case it is stopped power supply, the inner temporary dynamic data of memory body will be lost, and apparatus system will be made a mistake; Therefore if need close memory body, must earlier the data that originally were stored in memory body inside be write hard disk, treat that memory body restores electricity after, again data are write memory body again from hard disk.
I343519 number bulletin of prior art such as TaiWan, China patent, it compresses at the canned data in the memory body, in order to reduce memory body institute usage space, and untapped part memory body module is cut off the power supply, reached the effect that reduces device power consumption by this.Yet this design must be compressed and decompresses at the data in the memory body, so will increase extra system's calculation process and power consumption, may increase system loading on the contrary and can't reach the energy saving effect of expection.
Summary of the invention
In view of this, fundamental purpose of the present invention provides a kind of not using partly with the memory body management method that reaches power saving effect and the electronic installation of using this method of memory body module of closing, the electronic installation that exists with the solution prior art must could partly carry out film editor's technical matters at the film of having recorded after interrupting the video recording operation.
For reaching above-mentioned purpose, the technical scheme that employing of the present invention is following:
A kind of memory body management method is to be applied to electronic installation, and electronic installation comprises at least one memory body module, control module and the power module that forms a plurality of memory body blocks.This method may further comprise the steps:
Receive an execution command by control module;
Rearrange at least one data that are stored in the memory body module according to execution command, at least one data centralization is stored in single memory body block or a plurality of continuous memory body block; And
The notice power module stops power supply to untapped other memory body blocks in a plurality of memory body blocks.
The present invention also provides a kind of electronic installation of application of aforementioned memory body management method, and it comprises:
At least one memory body module comprises a plurality of memory body blocks, and in order to store at least one data, each data is to be stored in a plurality of memory body blocks with a plurality of block forms;
One control module executes instruction to rearrange these at least one data that are stored in this at least one memory body module in order to receive one, so that this at least one data centralization is stored in single this memory body block or a plurality of this continuous memory body block;
One power module is given these a plurality of memory body blocks in order to power supply; And
One processing module in order to sending this execution command, and after this control module is finished rearranging of these at least one data, notifies this power module to stop power supply to untapped other these memory body blocks in these a plurality of memory body blocks.
Owing to adopt above technical characterictic, make the present invention compared to existing technology, have following advantage and enthusiasm effect:
By design of the present invention, be under idle or the dormant state at electronic installation, can rearrange and concentrate in the part memory body block at the stored data of memory body module, so that untapped other memory body blocks in the memory body module are cut off the power supply, reach the effect of energy saving, to reduce unnecessary electric quantity consumption.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is the system block diagram of first embodiment of electronic installation of the present invention;
Fig. 2 (a) is that the memory body module of first embodiment of electronic installation of the present invention is carried out the synoptic diagram before data rearrange;
Fig. 2 (b) is that the memory body module of first embodiment of electronic installation of the present invention is carried out the synoptic diagram after data rearrange;
Fig. 3 is the system block diagram of second embodiment of electronic installation of the present invention;
Fig. 4 is the process flow diagram of an embodiment of memory body management method of the present invention;
Fig. 5 is the process flow diagram of another embodiment of memory body management method of the present invention.
Embodiment
For more understanding technology contents of the present invention, be described as follows especially exemplified by going out preferred embodiment.
Please refer to Fig. 1 is the synoptic diagram of first embodiment of electronic installation 1 of the present invention.In various embodiments of the present invention, electronic installation is to be computer installations such as pocket computer or desk-top computer, but according to the application type difference, electronic installation also can be other and can not be limited with present embodiment for the electronic installation that the memory body module is set.
As shown in Figure 1, electronic installation 1 of the present invention comprises at least one memory body module 10, control module 20, processing module 30 and power module 40, and processing module 30 is to be electrically connected to each other with each module, and by the required power supply of power module 40 each module of supply.In the present embodiment, at least one memory body module 10 is to be single memory body module, and it comprises a plurality of memory body blocks 11 to 18, and in order to store at least one data, arbitrary data are constituted with a plurality of block.Memory body module 10 can be considered a memory device herein, and each memory body block 11 to 18 then is each memory body chip on the memory device, but set memory body number of blocks and dividing mode is not limited with present embodiment on the memory device.For example adjacent continuous a plurality of memory body chips can be considered as same memory body block, or capacity and the littler memory body chip of volume are set on memory device, with the quantity that increases the memory body block etc., it is different and change to look closely design requirement.
Control module 20 is in order to receive execution command to carry out data-moving at stored at least one data at least one memory body module 10, in various embodiments of the present invention, control module 20 can be the application program of carrying out under operating system, or store the nextport hardware component NextPort of this application program, for example BIOS chip (BIOS) or ROM (read-only memory) (ROM) etc., but be not limited with present embodiment.
Processing module 30 executes instruction to control module 20 in order to send, and whether notice power module 40 is to memory body block 11 to 18 normal power supplies of at least one memory body module 10.In the present embodiment, processing module 30 can comprise central processing unit and/or be stored in operating system in the storage device such as hard disk; Central processing unit can be first the load operation system, and after operating system detects idle certain hour or switches to dormant state, can send aforesaid execution command notice control module 20, with the action that makes the control module 20 corresponding data of carrying out at least one memory body module 10 rearrange.
And power supply module 40 is in order to supplying each module required power supply, and controls the power supply of each memory body block 11 to 18 of corresponding at least one memory body module 10 by each switch 51 to 58.After all data in being stored at least one memory body module 10 were finished and rearranged, control module 20 got final product notification handler module 30, stopped power supply for untapped memory body onblock executing with order power supply module 40.
Can correctly be read in order to ensure stored data in the memory body module 10, system can produce corresponding data (mapping table) in memory body module 10, each block corresponding virtual memory body address and physical holding of the stock the physical memory body address in corresponding memory body block 11 to 18 in of this corresponding data in order to record arbitrary data.Therefore, by this corresponding data, can pick out memory body block in the present use for control module 20, and in each block produce move after, corresponding data can be revised to upgrade by system, to avoid producing the situation of data read errors.
Please in the lump with reference to figure 2 (a), Fig. 2 (b).Fig. 2 (a) is that the memory body module 10 of first embodiment of electronic installation 1 of the present invention is carried out the synoptic diagram before data rearrange; Fig. 2 (b) is that the memory body module 10 of first embodiment of electronic installation 1 of the present invention is carried out the synoptic diagram after data rearrange.
Shown in Fig. 2 (a), in the ordinary course of things, when a plurality of block of arbitrary data were stored in a plurality of memory body blocks 11 to 18, in order to improve data access speed, apparatus system can disperse to be stored in each memory body block 11 to 18 with a plurality of block of these data.In the present embodiment, suppose that these data are 1 binary byte, it is made up of 8 positions such as " 01100111 ", and each position can be considered a block.Therefore, when this byte is stored in memory body module 10, each position of this byte can be stored in respectively in each memory body block 11 to 18.
Shown in Fig. 1 and Fig. 2 (b), when control module 20 receives aforementioned execution command, namely rearrange this byte data that is stored in the memory body module 10 according to execution command, to carry out its block moving in 11 to 18 of different memory body blocks at these data.In the present embodiment, control module 20 is to disperse to be stored in each position of each memory body block 11 to 18 originally, after data rearrange, concentrated being stored in a plurality of continuous memory body blocks 11 to 14, shown in Fig. 2 (b) of memory body block 15 to 18 will be stored in originally; Control module 20 is also upgraded at aforementioned corresponding data simultaneously, to reflect the corresponding physical holding of the stock of each block position at present.By this, make aforementioned memory body block 15 to 18 stored data be cleared, and be in the state that is not used, also namely in a plurality of memory body blocks 11 to 18, form untapped other memory body blocks 15 to 18.
Aforementioned control module 20 is at the relevant judgement of memory body block continuously, can learn by reading a memory body link information, entity annexation between this each memory body block 11 to 18 of memory body link information definable is for judging which memory body block is adjacent continuous memory body block each other.And this memory body link information can be stored in not and can cause in the hardware unit that data disappear because of outage, for example in BIOS, ROM or the hard disk unit, but is not limited with present embodiment.
Control module 20 rearranges finishing aforementioned data, after having vacated the memory body block 15 to 18 that is not used, get final product notification handler module 30, and processing module 30 will order power module 40 to carry out the action of stopping power supply for these memory body blocks that are not used 15 to 18, therefore power module 40 can correspondence be closed switch 55 to 58, to interrupt the power supply to memory body block 15 to 18.Design can reach the effect at the outage of memory body module 10 operating part power packs by this, to save unnecessary electric quantity consumption.
Please refer to Fig. 3 is the synoptic diagram of second embodiment of electronic installation 1a of the present invention.As shown in Figure 3, in the present embodiment, electronic installation 10 of the present invention comprises two memory body module 10a, 10b, each memory body module 10a, 10b can be a memory device, and each memory device integral body can be considered single memory body block 11a or 11b, make two memory body module 10a, 10b form different respectively two memory body block 11a, 11b, but the memory body block 11a that memory body module 10a, the set quantity of 10b comprise with it, the quantity of 11b are not limited with present embodiment.For example electronic installation 1a can set up more memory device, or each memory device is divided into memory body block more than two etc., and it is different and change to look closely design requirement.
As shown in Figure 3, in the present embodiment, be provided with at electronic installation 1a under the situation of a plurality of memory body module 10a, 10b, when a plurality of block of arbitrary data are desired to be stored among memory body module 10a, the 10b, in order to improve data access speed, apparatus system can be separated into two parts with a plurality of block of these data, is stored in respectively among each memory body block 11a, the 11b.
And when control module 20 receives aforementioned execution command, namely rearrange these data that are stored among memory body module 10a, the 10b according to execution command, the block that is stored in memory body block 11b is originally concentrated be stored among the single memory body block 11a; Control module 20 is also upgraded at aforementioned corresponding data simultaneously, to reflect the corresponding physical holding of the stock of each block position at present.By this, making the stored data of aforementioned memory body block 11b be cleared, also is that memory body module 10b itself is in the state that is not used.
After having vacated the memory body block 11b that is not used, control module 20 gets final product notification handler module 30, closes switch 50b with order power module 40 correspondences, to interrupt the power supply to memory body block 11b.Design can reach the effect at different memory body module 10 operating part power packs outages by this, to save unnecessary electric quantity consumption.
Please refer to Fig. 4 is the process flow diagram of an embodiment of memory body management method of the present invention.It is noted that, though below be that example illustrates memory body management method of the present invention with electronic installation shown in Figure 11, but the present invention is to be applicable to that electronic installation 1 is limited, as described above also applicable method of the present invention of the electronic installation of electronic installation 1a or the similar framework of any other tool.As shown in Figure 4, memory body management method of the present invention comprises that step S401 is to step S404.Below will describe each step of this method in detail.
Step S401: receive execution command.
The processing module 30 of electronic installation 1 is after the load operation system, when system through idle certain hour or after switching to dormant state, processing module 30 namely can be sent execution command notice control module 20, and the energy saving operation at memory body module 10 is carried out in control module 20 i.e. preparation after receiving execution command.
Step S402: rearrange at least one data that are stored at least one memory body module 10 according to execution command, at least one data centralization is stored in single memory body block or a plurality of continuous memory body block.
After control module 20 receives execution command, can between each memory body block of at least one memory body module, rearrange at least one data in stored according to executing instruction, after moving, to concentrate these data in some memory body block, for example among aforementioned first embodiment with data centralization (as continuous memory body block 11 to 14) in the continuous memory body block of same memory body module 10, or as described above among second embodiment with data centralization in a plurality of memory body module 10a, wherein at least one (as memory body block 11a) of 10b makes these memory body modules be vacated other untapped memory body blocks.Be noted that, carrying out when data rearrange, control module 20 also can be upgraded the corresponding data that is stored at least one memory body module synchronously, to guarantee data stored physical memory body address and virtual memory body address relevant corresponding after moving, produce mistake when avoiding data access.
Step S403: stop power supply to untapped other memory body blocks in a plurality of memory body blocks.
Rearrange in the data of finishing at least one memory body module, and after vacating the memory body block that is not used, control module 20 gets final product notification handler module 30, stops power supply to the memory body block that these are not used with order power module 40; Therefore power module 40 can be closed the power switch of corresponding these memory body blocks, to reach different power supply effects at different memory body blocks or memory body module.
In addition, before step S402, also can comprise step S404: remove all caching datas (cache) at least one memory body module.
Carry out at least one memory body module 10 before data rearrange in control module 20, can first notification handler module 30 carry out the removing action of all caching datas at least one memory body module, move the data volume of arrangement to reduce follow-up needs.Because electronic installation 1 is in system's implementation, can use the temporary a large amount of caching data of memory body module, these caching datas all are can deleted abridged usually, therefore carry out the removing action of caching data by processing module 30 earlier at least one memory body module 10, help to promote processing speed and the minimizing resource consumption that follow-up data rearranges.
And in system when idle or dormant state are replied to general state, processing module 30 can be notified power module 40, unlatching, allows each memory body module 10 reply original state and uses for system to recover the power supply to memory body module 10 untapped memory body blocks again inductive switch.
Please refer to Fig. 5 is the process flow diagram of another embodiment of memory body management method of the present invention.As shown in Figure 5, in the present embodiment, memory body management method of the present invention comprises step S501 to step S506, and wherein step S501 to S502 is identical with abovementioned steps S401 to S402 content, does not add to give unnecessary details at this.Below will describe the step S503 to S506 in this method in detail.
Step S503: receive interrupt instruction.
In the process of execution in step S502, if system has jumped out of idle or dormant state, the expression user may need to use immediately electronic installation 1, and this moment, processing module 30 can be sent interrupt instruction to control module 20.
Step S504: whether the target data block of judging the data in moving has at present moved into target memory tagma piece and has upgraded corresponding data.
In the data-moving process, a plurality of block of these data can be moved rule and move one by one according to the difference that sets.After control module 20 receives interrupt instruction, judge a target data block of the data of at least one memory body module, moving at present immediately, whether move in the target memory tagma piece according to the planning that originally rearranges, and check whether stored corresponding data upgrades in response to moving of this target data block.If aforementioned two conditions all are satisfied the step that then continues S506; If aforementioned two conditions have any not to be satisfied, the step that then continues S505.
Step S505: wait for that the target data block moves into and the corresponding data renewal is finished.
When abovementioned steps S504 judged that aforementioned any condition is not satisfied, control module 20 can continue to carry out the immigration operation of present target data block and the renewal operation of relevant corresponding data.And the target data block move into and corresponding data upgrade all finish after, renew capable step S506.
Step S506: interrupt rearranging of at least one data.
When aforementioned target data block move into and corresponding data upgrade all finish after, control module 20 judges that present data rearrange operation and can come to an end for the time being, therefore can be in response to aforementioned interrupt instruction, interrupt rearranging of at least one data, and the control authority of at least one memory body module is given back processing module 30.By this, when the user continued operating electronic devices and carries out the related data access, problems such as access errors can not take place in data.
By design of the present invention, in system under the state such as idle or dormancy, data centralization that can the memory body module is stored is in part memory body block, and at other memory body onblock executing outages that are not used, to save those memory body block unnecessary electric quantity consumption, need not additionally to carry out the program of data compression and decompression compared to preceding case, more can accelerate to carry out efficient and reach effectively energy-conservation.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (10)
1. a memory body management method is to be applied to an electronic installation, and this electronic installation comprises at least one memory body module that forms a plurality of memory body blocks, it is characterized in that this method may further comprise the steps:
Receive an execution command;
Rearrange at least one data that are stored in this at least one memory body module according to this execution command, so that this at least one data centralization is stored in single this memory body block or a plurality of this continuous memory body block; And
Stop power supply to untapped other these memory body blocks in these a plurality of memory body blocks.
2. memory body management method as claimed in claim 1 is characterized in that, and is further comprising the steps of:
Before rearranging these at least one data that are stored in this at least one memory body module, remove all caching datas in this at least one memory body module.
3. memory body management method as claimed in claim 1, it is characterized in that, wherein when rearranging these at least one data, the synchronous corresponding data that being stored in this at least one memory body module of upgrading, this corresponding data are the corresponding virtual memory body address of each block of these at least one data of record and are stored in the interior physical memory body address of these a plurality of memory body blocks.
4. memory body management method as claimed in claim 1 is characterized in that, and is further comprising the steps of:
Receive an interrupt instruction;
Judge whether a target data block of these data of moving has moved into a target memory tagma piece and upgraded this corresponding data at present; And
After arbitrary this target data block of present these data of moving has moved into this target memory tagma piece and corresponding this corresponding data of renewal, interrupt rearranging of these at least one data.
5. memory body management method as claimed in claim 4 is characterized in that, wherein this at least one memory body module is a single memory body module, and this single memory body module comprises this a plurality of memory body blocks.
6. an electronic installation is characterized in that, comprising:
At least one memory body module comprises a plurality of memory body blocks, and in order to store at least one data, respectively these data are to be stored in these a plurality of memory body blocks with a plurality of block forms;
One control module executes instruction to rearrange these at least one data that are stored in this at least one memory body module in order to receive one, so that this at least one data centralization is stored in single this memory body block or a plurality of this continuous memory body block;
One power module is given these a plurality of memory body blocks in order to power supply; And
One processing module in order to sending this execution command, and after this control module is finished rearranging of these at least one data, notifies this power module to stop power supply to untapped other these memory body blocks in these a plurality of memory body blocks.
7. electronic installation as claimed in claim 6 is characterized in that, wherein before this control module rearranged these at least one data that are stored in this at least one memory body module, this processing module was removed all caching datas in this at least one memory body module.
8. electronic installation as claimed in claim 6, it is characterized in that, wherein when rearranging these at least one data, the synchronous corresponding data that are stored in this at least one memory body module of upgrading of this control module, this corresponding data are the corresponding virtual memory body address of each block of these at least one data of record and are stored in the interior physical memory body address of these a plurality of memory body blocks.
9. electronic installation as claimed in claim 8, it is characterized in that, wherein when this control module receives an interrupt instruction in the process that rearranges these at least one data, if this control module judges that arbitrary target data block of these data of moving has moved into a target memory tagma piece and upgraded this corresponding data at present, then interrupt rearranging of these at least one data.
10. electronic installation as claimed in claim 6 is characterized in that, wherein this at least one memory body module is a single memory body module, and this single memory body module comprises this a plurality of memory body blocks.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210030975XA CN103246479A (en) | 2012-02-06 | 2012-02-06 | Memory management method and electronic device implementing same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210030975XA CN103246479A (en) | 2012-02-06 | 2012-02-06 | Memory management method and electronic device implementing same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103246479A true CN103246479A (en) | 2013-08-14 |
Family
ID=48926018
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210030975XA Pending CN103246479A (en) | 2012-02-06 | 2012-02-06 | Memory management method and electronic device implementing same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103246479A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6766420B2 (en) * | 2001-09-27 | 2004-07-20 | International Business Machines Corporation | Selectively powering portions of system memory in a network server to conserve energy |
| CN101086680A (en) * | 2006-06-08 | 2007-12-12 | 英特尔公司 | Increasing the battery life of a mobile computing system in reduced power state through memory compression |
| CN101369219A (en) * | 2007-08-14 | 2009-02-18 | 戴尔产品有限公司 | System and method for managing storage device capacity usage |
| US20090327785A1 (en) * | 2008-06-30 | 2009-12-31 | Acer Incorporated | Power management device and method thereof for managing power consumption of electronic device |
-
2012
- 2012-02-06 CN CN201210030975XA patent/CN103246479A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6766420B2 (en) * | 2001-09-27 | 2004-07-20 | International Business Machines Corporation | Selectively powering portions of system memory in a network server to conserve energy |
| CN101086680A (en) * | 2006-06-08 | 2007-12-12 | 英特尔公司 | Increasing the battery life of a mobile computing system in reduced power state through memory compression |
| CN101369219A (en) * | 2007-08-14 | 2009-02-18 | 戴尔产品有限公司 | System and method for managing storage device capacity usage |
| US20090327785A1 (en) * | 2008-06-30 | 2009-12-31 | Acer Incorporated | Power management device and method thereof for managing power consumption of electronic device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11782647B2 (en) | Managing operational state data in memory module | |
| CN105103144B (en) | For the device and method of the self adaptive control of memory | |
| KR101736384B1 (en) | Nonvolatile Memory System | |
| CN103136116B (en) | Storage system and control device, management method and power interruption recovering method | |
| US20080320203A1 (en) | Memory Management in a Computing Device | |
| CN110488673B (en) | Data processing module and data processing method in low power consumption mode | |
| CN105630405B (en) | A kind of storage system and the reading/writing method using the storage system | |
| CN102495756A (en) | Method and system for switching operating system between different central processing units | |
| CN101710252B (en) | Power supply method and power supply device of storage system | |
| US9569381B2 (en) | Scheduler for memory | |
| EP3142015A1 (en) | Low-power memory-access method and associated apparatus | |
| CN102308274A (en) | Method, network card and hard disk card of accessing power-off hard disk | |
| CN105446916A (en) | USB bus state switching method and apparatus | |
| TW202011146A (en) | A method and system for dynamically allocating and optimizing power resources, and non-transitory machine-readable medium | |
| US20130073794A1 (en) | Memory system and control method thereof | |
| CN103383652A (en) | Switching method for operating systems of computer platform | |
| JP2012027655A (en) | Information processor and power-saving memory management method | |
| CN101807212B (en) | Caching method for embedded file system and embedded file system | |
| JP2008262451A (en) | Memory power supply management device and memory power supply management method | |
| US11940948B2 (en) | Electronic device having multiple processing units and multiple memory units, and processing method thereof | |
| CN103246479A (en) | Memory management method and electronic device implementing same | |
| TWI493563B (en) | Memory managing method and electronic apparatus using the same | |
| CN111552439B (en) | Data storage method, device, system, electronic equipment and storage medium | |
| CN113986001A (en) | Chip and control method | |
| JP2008243049A (en) | Information processor and memory control method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130814 |