CN103235749A - FPGA-based sensor network SoC proto verification platform - Google Patents
FPGA-based sensor network SoC proto verification platform Download PDFInfo
- Publication number
- CN103235749A CN103235749A CN2013101025868A CN201310102586A CN103235749A CN 103235749 A CN103235749 A CN 103235749A CN 2013101025868 A CN2013101025868 A CN 2013101025868A CN 201310102586 A CN201310102586 A CN 201310102586A CN 103235749 A CN103235749 A CN 103235749A
- Authority
- CN
- China
- Prior art keywords
- interface
- daughter board
- fpga
- sensor
- sensor network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses an FPGA (Field Programmable Gate Array) sensor network SoC (System on Chip) proto verification platform. The sensor network SoC proto verification platform comprises a PC upper computer, an FPGA motherboard and a pluggable daughterboard, wherein the PC upper computer is connected with the FPGA motherboard; the FPGA motherboard is provided with a daughterboard interface, an FPGA clip, an ARM7 testing clip and other peripheral circuits; the daughterboard interface comprises an ADC (Analog to Digital Converter) daughterboard interface, a wireless transmit-receive daughterboard interface, an analog sensor interface, an intelligent sensor interface and an expansion interface; and the pluggable daughterboard comprises a multi-channel ADC daughterboard, a wireless transmit-receive daughterboard, an analog sensor interface daughterboard and an intelligent sensor interface daughterboard. According to the invention, the motherboard and the pluggable daughterboard are adopted by the sensor network SoC proto verification platform, so that verification of a sensor network SoC clip based on ARM7 core can be accomplished with flexibility and universality to a certain degree.
Description
Technical field
The invention belongs to technical field of integrated circuits, relate to the prototype verification platform of a kind of sensor network SoC, be specifically related to the reusable verification platform of a kind of sensor network SoC based on FPGA.
Background technology
Along with the development of integrated circuit (IC) design technology, the System on Chip/SoC design epoch have been entered at present.System on Chip/SoC is also referred to as SoC (System-on-Chip), is function and performance from total system, and design and verification method with software and hardware utilize IP reuse, realizes complicated function at a chip.
In the design process of SoC, be verified as extremely important step, its objective is the consistance that will guarantee design data and design specifications.Functional verification will account for the workload of 50-80% in the integrated circuit (IC) design process.SoC checking based on the prototype verification platform is one of verification method of a kind of main flow.The chip prototype can adopt soft prototype or virtual prototype, is about to design object to be verified and adopts the form of software to represent.The emulation degree of this method is very high, but because SoC hardware module number is numerous, embedded software is complicated, can become very slow based on the checking of soft prototype or virtual prototype, and debugging software is extremely inconvenient.Along with the fast development of FPGA technology, its speed, scale constantly increase, and cost constantly reduces, and make with it to be that hardware carrier carries out the chip prototype verification and becomes a kind of important method.Thereby in the System on Chip/SoC exploitation in earlier stage, utilize FPGA that the platform of an emulation as early as possible, verification system chip is provided, move the software and hardware codes that collaborative design is produced in real-time mode, problem in the discovery system integration process as early as possible, thus reach the tempo of development of accelerating chip, the purpose that is provided as power.
Fast development along with technology such as embedded system, radio communication, networks, have the sensor of perception, calculating and wireless communication ability and caused people's very big concern by the wireless sensor network that it constitutes, wireless sensor network SoC demand low-cost, miniaturization is also more and more urgent.
Advantages such as ARM7 nuclear is the IP kernel of a maturation of ARM company, and it is high to have stability based on the SoC of this IP kernel, and development ability is strong.Be designed to power in order to accelerate the design rate based on the wireless sensor network SoC of ARM7 nuclear, to improve, press for the prototype verification platform of sensor network SoC.
Summary of the invention
The present invention is slow in view of the SoC verifying speed based on soft prototype or virtual prototype, the widespread use of examining in view of ARM7 simultaneously, provide a kind of towards ARM7, based on the prototype verification platform of the sensor network SoC of FPGA, for improving sensor network SoC flow success ratio, accelerate the exploitation of sensor network SoC, the cost of development that reduces sensor network SoC application system provides possibility.
The present invention is achieved through the following technical solutions:
A kind of sensor network SoC prototype verification platform based on FPGA is provided, comprises PC host computer, FPGA motherboard and plug type daughter board; The FPGA motherboard is connected with the PC host computer; Described FPGA plate is provided with daughter board interface, fpga chip, ARM7 test chip and other peripheral circuits; Described daughter board interface comprises ADC daughter board interface, wireless receiving and dispatching daughter board interface, analog sensor interface, intelligence sensor interface, expansion interface; Described plug type daughter board comprises hyperchannel ADC daughter board, wireless receiving and dispatching daughter board, analog sensor interface daughter board, intelligence sensor interface daughter board; Described hyperchannel ADC daughter board is inserted in the ADC daughter board interface, the wireless receiving and dispatching daughter board is inserted in the wireless receiving and dispatching daughter board interface, the simulated sensor data daughter board is inserted in the analog sensor interface, and intelligence sensor data daughter board is inserted in the intelligence sensor interface.
Described FPGA motherboard Core Feature is the logical model of analog sensor network SoC chip, and sensor network SoC prototype is diagnosed debugging, and provides the rich in natural resources interface for the interconnection and interflow of each daughter board.
Described wireless receiving and dispatching daughter board is used for the radio receiving transmitting module of simulation, verificating sensor network SoC, comprises wireless ZigBee transceiving chip, clock circuit, antenna, power circuit.
Described analog sensor interface daughter board is used for the analog sensor interface of simulation, verificating sensor network SoC, the data of the compatible multiple analog sensor of energy insert, adopt modulate circuits such as I/V conversion, amplification, filtering that the simulating signal of sensor input is done corresponding conversion, and pass to hyperchannel ADC daughter board and carry out digital-to-analog conversion.
Described intelligence sensor interface daughter board be used for simulation, verificating sensor network SoC the intelligence sensor interface, can insert the intelligence sensor signal of CAN interface, SPI interface, IIC interface and UART interface.
Described expansion interface is used for resource expansion and the debugging of prototype verification platform, and the I/O mouth of having drawn a large amount of FPGA on the FPGA motherboard is used for the function expansion.
The verification method of the prototype verification platform of above-mentioned platform is as follows
1) module level checking
The correctness of each module of checking hardware platform guarantees that each module of sensor network SoC is working properly, interface meets the sequential requirement.
2) system-level checking
By loading kernel file that compiling produces in the storer of prototype verification system, CPU just can read-write memory operation system, further carries out the prototype verification of all application programs of sensor network SoC.
Owing to adopted above-mentioned technical scheme, the present invention compared with prior art has following advantage and good effect: the present invention adds the prototype verification platform of the sensing net SoC that can plug daughter board for adopting motherboard, has certain dirigibility, versatility.
Description of drawings
Fig. 1 is the hardware configuration synoptic diagram of a kind of sensor network SoC prototype verification platform based on FPGA provided by the invention.
Embodiment
The invention will be further described below in conjunction with concrete accompanying drawing and case study on implementation.
A kind of sensor network SoC prototype verification platform based on FPGA is provided, as shown in Figure 1, comprises PC host computer, FPGA motherboard and plug type daughter board; The FPGA motherboard is connected with the PC host computer; The plug type daughter board comprises hyperchannel ADC daughter board, wireless receiving and dispatching daughter board, analog sensor interface daughter board, intelligence sensor interface daughter board, hyperchannel ADC daughter board and wireless receiving and dispatching daughter board.
Comprise two jumbo FPGA, ARM7 test chip, Flash storer, daughter board interface, power management and peripheral circuit on the described FPGA motherboard, its Core Feature is that the checking for sensor network SoC provides a carrier, and in order to the logical model of the sensor network SoC of simulation except ARM7 nuclear, storer, analog module part, and sensor network SoC debugged, diagnoses.
FPGA in the described motherboard adopts the Spartan-6 series of products XC6SLX150 of a slice Xilinx, the Spartan-6 series of products XC6SLX150T of a slice Xilinx; XC6SLX150 is used as the logical model of checking SoC chip, and XC6SLX150T is used as connection and the diagnosis of prototype verification platform.
Described wireless receiving and dispatching daughter board comprises a slice MC13202, the integrated 2.4GHz radio-frequency (RF) transceiver of this chip internal, IEEE802.15.4MAC hardware accelerator, adopt the SPI interface to PERCOM peripheral communication, in order to PHY/MAC consensus standard among the 802.15.4 in simulation, the verificating sensor network SoC chip.
Described analog sensor interface daughter board is mainly used to simulate, the simulated sensor data acquisition interface of verificating sensor network SoC; This daughter board is gathered the physical message that outside temperature, pressure, light intensity and magnetic field etc. need collection, shaping by integrating circuit, amplifying circuit is handled, above-mentioned physical quantity is converted into the voltage range that system sensor network SoC can accept, for the A/D module samples.
Described intelligence sensor interface daughter board is realized the conversion of non-CMOS level such as RS232, RS485, RS422, the CAN bus of intelligence sensor interface and CMOS level, thereby be convenient to the data of sensor are connected with sensor network SoC prototype verification platform, and the intelligence sensor Interface design is carried out functional verification.
Described hyperchannel ADC daughter board comprises a slice AD7858, and this chip is 12 ADC of eight inputs, adopts the SPI interface to PERCOM peripheral communication, in order to realize the model of embedded ADC, realizes the analog to digital conversion of analog sensor signal.
Below motherboard and each daughter board are specifically described.
Comprise two jumbo FPGA, ARM7 test chip, Flash storer, daughter board interface, serial communication interface, FPGA debugging jtag interface, SoC debugging jtag interface, clock and reseting module, electric power management circuit on the described FPGA motherboard, its structure is shown in Fig. 1 institute.A slice FPGA XC6SLX150 in the described FPGA motherboard is used for the Digital Logic of simulation SoC chip, comprises static memory, clock-reset module in on-chip bus, peripheral hardware, the sheet; SoC chip logic model is write with hardware description language (HDL), utilizes the process of PC host computer comprehensive, downloads among the FPGA after the placement-and-routing and realize; Model can not adopt the plug type daughter board to realize in the SoC chip with the analog peripheral that FPGA realizes.A slice FPGAXC6SLX150T in the described FPGA motherboard is mainly used in realizing to designing supervision, the diagnosis of internal node, in the operational process, the signal value of monitoring point is deposited into the SRAM that is attached thereto, PC can read signal value among the SRAM by the PCI-E mode, thereby realized that software reads the data in the prototype verification platform operational process, strengthen the diagnosis capability of prototype, can also directly signal have been imported logic analyser analysis in addition.Shown on the PPGA motherboard CPU nuclear prototype adopt the test chip of ARM company, the hardware behavior of ARM7 kernel that is virtually reality like reality; Because the test chip of ARM CPU nuclear has ICE artificial debugging interface, so also can become relatively easy for the debugging of software.Flash storer on the described FPGA motherboard comprises the parallel Flash memory chip of a slice, a slice based on the Flash memory chip of SPI interface, is used for the procedure stores of FLASH storer of checking and operation, data storage function.The serial communication interface of described FPGA motherboard is one group of external serial line interface, comprises IIC, SPI, UART interface, realizes the functional verification of the serial line interface of SoC; FPGA debugging jtag interface on the described FPGA motherboard is a JTAG debug port, is used for download and the function debugging of the configuration data on the FPGA Debugging; SoC debugging jtag interface on the described FPGA motherboard is a JTAG debug port, is used for the jtag interface function of verificating sensor network SoC chip, realizes that debugging, the program in the storer of CPU nuclear downloaded and read.
Described radio frequency daughter board comprises a slice MC13202, clock circuit, antenna, one group of motherboard interface.Described motherboard interface is the interface of one group of 2*10pin, and this interface comprises power supply, resets, SPI, interruption and state indication.Resetting in the interface of described radio frequency daughter board, SPI, interruption and state indication link to each other with FPGA on the FPGA motherboard, and in order to the radio frequency daughter board with obtain the internal register value, realization is to the control of radio frequency daughter board.
Described analog sensor interface daughter board is considered the diversity of collection in worksite signal and the difference of various sensor output signals, and sensor network SoC prototype verification platform receives following several sensor output signals: millivolt magnitude voltage signals input channel; 4-20mA current signal input channel; 1-5V voltage signal input channel; A cell voltage input signal channel makes things convenient for the detection system chip.Described analog sensor interface daughter board has one group of motherboard interface 2*10pin, and this interface comprises power supply, simulating signal input, simulating signal output, digital control interface (being used for amplifier control).The input of simulating signal in the interface of described analog sensor interface daughter board links to each other with the sensor signal source, simulating signal export link to each other with the analog input of hyperchannel ADC daughter board, digital control interface links to each other with FPGA on the FPGA motherboard.
Described intelligence sensor interface daughter board is realized the level conversion of the intelligence sensor of RS232, RS485, RS422, CAN bus.Described intelligence sensor daughter board comprises a slice MAX13223E, a slice MAX14841E, a slice PCA82C250; MAX13223E realizes the conversion of RS232 and UART level, and MAX14841E realizes the conversion of RS485/RS422 and UART level, and PCA82C250 realizes the physical interface of CAN bus.Described intelligence sensor interface daughter board has one group of motherboard interface 2*20pin, and this interface comprises the input and output after power supply, RS232/RS485/RS422/CAN input and output, the RS232/RS485/RS422/CAN level conversion.The RS232/RS485/RS422/CAN signal input and output of described intelligence sensor interface daughter board link to each other with external sensor, the input and output after the RS232/RS485/RS422/CAN level conversion link to each other with FPGA on the FPGA motherboard.
Described hyperchannel ADC daughter board comprises a slice AD7858, clock, electric power management circuit, one group of motherboard interface.Described motherboard interface is the interface of one group of 2*10pin, comprises power supply, SPI interface, multichannel analog input, control and state indication.FPGA on the FPGA motherboard disposes AD7858 and obtains the internal register value by the SPI interface, starts, stops ADC by control and state indication interface.
The verification method of described sensor network SoC prototype verification platform based on FPGA is as follows:
1) module level checking
Each module of sensor network SoC is applied excitation, and the correctness of each module of checking hardware platform guarantees that each module of sensor network SoC is working properly, interface meets the sequential requirement; During the authentication module function, adopt the ARM7 test chip to carry out the checking of accumulator system earlier, after memory verification finishes, can carry out the instruction-level checking with small routine at each peripheral hardware.Utilize compiled program to be loaded into storer, working procedure is observed the data transmission situation between CPU, storer and the peripheral hardware three, thus function and the performance of checking peripheral hardware.
2) system-level checking
After loading kernel file that compiling the produces storer to the prototype verification platform FPGA motherboard, ARM7 test chip on the FPGA motherboard just can read-write memory operation system, further carries out the prototype verification of all application programs of sensor network SoC; When carrying out system-level checking, the software debugging environment adopts the RealView software of ARM company to carry out.
Explanation is at last, above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although with reference to preferred embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that, can make amendment or be equal to replacement technical scheme of the present invention, and not breaking away from aim and the scope of technical solution of the present invention, it all should be encompassed in the middle of the claim scope of the present invention.
Claims (2)
1. the sensor network SoC prototype verification platform based on FPGA comprises PC host computer, FPGA motherboard and plug type daughter board; Described PC host computer is connected with described FPGA motherboard; Described FPGA plate is provided with daughter board interface, fpga chip, ARM7 test chip and FPGA plate peripheral circuit; Described daughter board interface comprises ADC daughter board interface, wireless receiving and dispatching daughter board interface, analog sensor interface, intelligence sensor interface, expansion interface; Described plug type daughter board comprises hyperchannel ADC daughter board, wireless receiving and dispatching daughter board, analog sensor interface daughter board, intelligence sensor interface daughter board; Described hyperchannel ADC daughter board is inserted in the ADC daughter board interface, the wireless receiving and dispatching daughter board is inserted in the wireless receiving and dispatching daughter board interface, the simulated sensor data daughter board is inserted in the analog sensor interface, intelligence sensor data daughter board is inserted in the intelligence sensor interface;
Described FPGA motherboard is used for the logical model of analog sensor network SoC chip, and sensor network SoC prototype is diagnosed debugging, and provides the rich in natural resources interface for the interconnection and interflow of each daughter board;
Described wireless receiving and dispatching daughter board is used for the radio receiving transmitting module of simulation, verificating sensor network SoC, and it comprises wireless ZigBee transceiving chip, clock circuit, antenna, power circuit;
Described analog sensor interface daughter board is used for the analog sensor interface of simulation, verificating sensor network SoC, the data of its compatible multiple analog sensor insert, and by I/V conversion, amplification, filtering modulate circuit the simulating signal of sensor input is done corresponding conversion, and pass to hyperchannel ADC daughter board and carry out analog to digital conversion;
Described intelligence sensor interface daughter board is used for the intelligence sensor interface of simulation, verificating sensor network SoC, and it inserts the intelligence sensor signal based on CAN interface, SPI interface, IIC interface and UART interface;
Described expansion interface is used for resource expansion and the debugging of prototype verification platform, draws the I/O mouth of a large amount of FPGA on the described FPGA motherboard to be used for the function expansion.
2. a verification method that is used for the sensor network SoC prototype verification platform based on FPGA as claimed in claim 1 is characterized in that, comprising:
(1) module level checking applies excitation to each module of sensor network SoC, and the correctness of each module of checking hardware platform guarantees that each module of sensor network SoC is working properly, interface meets the sequential requirement;
(2) system-level checking, by loading kernel file that compiling produces in the storer of prototype verification system, CPU is read-write memory operation system, further carries out the prototype verification of all application programs of sensor network SoC.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101025868A CN103235749A (en) | 2013-03-26 | 2013-03-26 | FPGA-based sensor network SoC proto verification platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101025868A CN103235749A (en) | 2013-03-26 | 2013-03-26 | FPGA-based sensor network SoC proto verification platform |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103235749A true CN103235749A (en) | 2013-08-07 |
Family
ID=48883794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2013101025868A Pending CN103235749A (en) | 2013-03-26 | 2013-03-26 | FPGA-based sensor network SoC proto verification platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103235749A (en) |
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104811235A (en) * | 2015-05-13 | 2015-07-29 | 许金兰 | Double-framework remote communication domain interaction device of helicopter |
| CN105158681A (en) * | 2015-08-07 | 2015-12-16 | 广州中大微电子有限公司 | Radio frequency identification reader chip verification method and system |
| CN105572566A (en) * | 2015-12-29 | 2016-05-11 | 深圳市博巨兴实业发展有限公司 | Method for FPGA self-tests facilitating problem positioning |
| CN105587651A (en) * | 2015-12-30 | 2016-05-18 | 天津迈帝特智控科技有限公司 | General scheme for intelligent monitoring terminal for oil pump |
| CN105629828A (en) * | 2015-12-18 | 2016-06-01 | 北京工业大学 | Multiprotocol isolation-type digital signal excitation source |
| CN106202645A (en) * | 2016-06-29 | 2016-12-07 | 醴陵恒茂电子科技有限公司 | Verification platform CPU reference model design method and system |
| CN106681213A (en) * | 2017-01-04 | 2017-05-17 | 北京润科通用技术有限公司 | Automatic code generating loading platform system |
| CN106776434A (en) * | 2016-12-21 | 2017-05-31 | 中核控制系统工程有限公司 | A kind of safe level DCS products point-to-point communication circuit |
| CN106886499A (en) * | 2015-12-15 | 2017-06-23 | 西安富成防务科技有限公司 | Main passive sensor multimodal information detection and information fusion technology emulation platform |
| CN107368636A (en) * | 2017-07-05 | 2017-11-21 | 西安微电子技术研究所 | A kind of stand-alone application checking system of compatible sparc V8 frameworks SOC |
| WO2018014684A1 (en) * | 2016-07-18 | 2018-01-25 | 深圳市中兴微电子技术有限公司 | Testing method and device, equipment, storage medium |
| CN108460296A (en) * | 2016-12-09 | 2018-08-28 | 上海新微技术研发中心有限公司 | SOC chip with debugging interface security mechanism and method |
| CN109491854A (en) * | 2017-09-12 | 2019-03-19 | 北京遥感设备研究所 | A kind of SoC prototype verification method based on FPGA |
| CN110456772A (en) * | 2019-08-12 | 2019-11-15 | 四川九洲电器集团有限责任公司 | A kind of test of common apparatus, control method and system |
| CN111126583A (en) * | 2019-12-23 | 2020-05-08 | 中国电子科技集团公司第五十八研究所 | Universal neural network accelerator |
| CN111737933A (en) * | 2020-06-19 | 2020-10-02 | 浪潮(北京)电子信息产业有限公司 | SOC prototype verification method, system, equipment and medium |
| CN111898328A (en) * | 2020-07-15 | 2020-11-06 | 中国电子科技集团公司第五十八研究所 | SoC prototype verification system based on FPGA |
| CN114860519A (en) * | 2022-04-08 | 2022-08-05 | 中国人民解放军国防科技大学 | Multi-chip combined verification method and device for large-scale ASIC (application specific integrated circuit) chip |
| CN115639461A (en) * | 2022-12-23 | 2023-01-24 | 长沙驰芯半导体科技有限公司 | Ultra-wideband chip prototype verification platform based on dual processors |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102625480A (en) * | 2012-01-16 | 2012-08-01 | 中国科学院上海微系统与信息技术研究所 | Development platform based on medium-high-speed sensor network |
| CN202662010U (en) * | 2012-01-04 | 2013-01-09 | 青岛海信信芯科技有限公司 | FPGA (Field Programmable Gate Array) interaction device, verification board and SOC (System On Chip) system |
| CN203260028U (en) * | 2013-03-26 | 2013-10-30 | 江南大学 | Sensor network SoC prototype verification platform based on FPGA |
-
2013
- 2013-03-26 CN CN2013101025868A patent/CN103235749A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202662010U (en) * | 2012-01-04 | 2013-01-09 | 青岛海信信芯科技有限公司 | FPGA (Field Programmable Gate Array) interaction device, verification board and SOC (System On Chip) system |
| CN102625480A (en) * | 2012-01-16 | 2012-08-01 | 中国科学院上海微系统与信息技术研究所 | Development platform based on medium-high-speed sensor network |
| CN203260028U (en) * | 2013-03-26 | 2013-10-30 | 江南大学 | Sensor network SoC prototype verification platform based on FPGA |
Cited By (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104811235B (en) * | 2015-05-13 | 2018-07-06 | 朱洋 | The helicopter telecommunication domain interactive device of double frameworks |
| CN104811235A (en) * | 2015-05-13 | 2015-07-29 | 许金兰 | Double-framework remote communication domain interaction device of helicopter |
| CN105158681A (en) * | 2015-08-07 | 2015-12-16 | 广州中大微电子有限公司 | Radio frequency identification reader chip verification method and system |
| CN106886499A (en) * | 2015-12-15 | 2017-06-23 | 西安富成防务科技有限公司 | Main passive sensor multimodal information detection and information fusion technology emulation platform |
| CN105629828A (en) * | 2015-12-18 | 2016-06-01 | 北京工业大学 | Multiprotocol isolation-type digital signal excitation source |
| CN105629828B (en) * | 2015-12-18 | 2018-11-30 | 北京工业大学 | Multi-protocols isolated form digital signal driving source |
| CN105572566A (en) * | 2015-12-29 | 2016-05-11 | 深圳市博巨兴实业发展有限公司 | Method for FPGA self-tests facilitating problem positioning |
| CN105587651A (en) * | 2015-12-30 | 2016-05-18 | 天津迈帝特智控科技有限公司 | General scheme for intelligent monitoring terminal for oil pump |
| CN106202645B (en) * | 2016-06-29 | 2019-05-31 | 湖南恒茂高科股份有限公司 | Verification platform CPU Reference Model Design method and system |
| CN106202645A (en) * | 2016-06-29 | 2016-12-07 | 醴陵恒茂电子科技有限公司 | Verification platform CPU reference model design method and system |
| CN107632910B (en) * | 2016-07-18 | 2020-10-27 | 深圳市中兴微电子技术有限公司 | Test method and device |
| WO2018014684A1 (en) * | 2016-07-18 | 2018-01-25 | 深圳市中兴微电子技术有限公司 | Testing method and device, equipment, storage medium |
| CN107632910A (en) * | 2016-07-18 | 2018-01-26 | 深圳市中兴微电子技术有限公司 | A kind of method of testing and device |
| CN108460296A (en) * | 2016-12-09 | 2018-08-28 | 上海新微技术研发中心有限公司 | SOC chip with debugging interface security mechanism and method |
| CN106776434A (en) * | 2016-12-21 | 2017-05-31 | 中核控制系统工程有限公司 | A kind of safe level DCS products point-to-point communication circuit |
| CN106681213B (en) * | 2017-01-04 | 2019-01-25 | 北京润科通用技术有限公司 | A kind of real time workshop weighted platform system |
| CN106681213A (en) * | 2017-01-04 | 2017-05-17 | 北京润科通用技术有限公司 | Automatic code generating loading platform system |
| CN107368636B (en) * | 2017-07-05 | 2020-10-27 | 西安微电子技术研究所 | Single-machine application verification system compatible with spark V8 architecture SOC |
| CN107368636A (en) * | 2017-07-05 | 2017-11-21 | 西安微电子技术研究所 | A kind of stand-alone application checking system of compatible sparc V8 frameworks SOC |
| CN109491854B (en) * | 2017-09-12 | 2022-03-22 | 北京遥感设备研究所 | SoC prototype verification method based on FPGA |
| CN109491854A (en) * | 2017-09-12 | 2019-03-19 | 北京遥感设备研究所 | A kind of SoC prototype verification method based on FPGA |
| CN110456772A (en) * | 2019-08-12 | 2019-11-15 | 四川九洲电器集团有限责任公司 | A kind of test of common apparatus, control method and system |
| CN111126583A (en) * | 2019-12-23 | 2020-05-08 | 中国电子科技集团公司第五十八研究所 | Universal neural network accelerator |
| CN111737933A (en) * | 2020-06-19 | 2020-10-02 | 浪潮(北京)电子信息产业有限公司 | SOC prototype verification method, system, equipment and medium |
| CN111898328A (en) * | 2020-07-15 | 2020-11-06 | 中国电子科技集团公司第五十八研究所 | SoC prototype verification system based on FPGA |
| CN111898328B (en) * | 2020-07-15 | 2022-08-02 | 中国电子科技集团公司第五十八研究所 | SoC prototype verification system based on FPGA |
| CN114860519A (en) * | 2022-04-08 | 2022-08-05 | 中国人民解放军国防科技大学 | Multi-chip combined verification method and device for large-scale ASIC (application specific integrated circuit) chip |
| CN114860519B (en) * | 2022-04-08 | 2022-12-23 | 中国人民解放军国防科技大学 | Multi-chip combined verification method and device for large-scale ASIC (application specific integrated circuit) chip |
| CN115639461A (en) * | 2022-12-23 | 2023-01-24 | 长沙驰芯半导体科技有限公司 | Ultra-wideband chip prototype verification platform based on dual processors |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103235749A (en) | FPGA-based sensor network SoC proto verification platform | |
| CN105302950B (en) | A kind of programmable logic device crosslinking emulation test method of soft and hardware collaboration | |
| US8281280B2 (en) | Method and apparatus for versatile controllability and observability in prototype system | |
| CN110166975B (en) | Agricultural Internet of things sensor communication method based on wireless network and raspberry-set node | |
| CN203260028U (en) | Sensor network SoC prototype verification platform based on FPGA | |
| CN103064006B (en) | The test device of integrated circuit | |
| CN101509805A (en) | Multipath paralleling data acquisition system based on on-site programmable gate array | |
| Sun et al. | Design of FPGA-based multimedia node for WSN | |
| CN111898328B (en) | SoC prototype verification system based on FPGA | |
| CN102801818A (en) | Universal sensor interface acquisition system based on ZigBee technology | |
| CN101102566B (en) | A design method and debugging method for mobile phone JTAG debugging interface signals | |
| CN102393301B (en) | Flexibility testing system of engine | |
| CN201522707U (en) | Software and hardware cooperated simulation verification system based on FPGA | |
| CN108563596B (en) | Portable airplane 1188A interface signal acquisition and detection device | |
| CN103678075A (en) | Complex microprocessor test method based on automatic vector generation technology | |
| CN104408213A (en) | Portable data acquisition card | |
| CN102236068B (en) | A kind of method and apparatus of chip testing | |
| CN103257606A (en) | USB interface high-speed and real-time sampling logic analyzer | |
| CN207037640U (en) | Simulating, verifying detecting and analysing system | |
| CN106970787A (en) | A kind of automobile controller rapid prototyping implementation method | |
| CN102662812B (en) | Performance testing system for PCI (peripheral Component Interconnect) bus-based single-way reception demodulator | |
| Patrigeon et al. | FlexNode: a reconfigurable Internet of Things node for design evaluation | |
| Park et al. | EmPro: An environment/energy emulation and profiling platform for wireless sensor networks | |
| CN103529263A (en) | Usb interface multifunctional instrument | |
| Adeluyi et al. | ‘Reconfigurable standard and ad-hoc instrumentation using an FPGA platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130807 |