CN103186441B - Switching circuit - Google Patents
Switching circuit Download PDFInfo
- Publication number
- CN103186441B CN103186441B CN201110451907.6A CN201110451907A CN103186441B CN 103186441 B CN103186441 B CN 103186441B CN 201110451907 A CN201110451907 A CN 201110451907A CN 103186441 B CN103186441 B CN 103186441B
- Authority
- CN
- China
- Prior art keywords
- pin
- chip
- adapter
- circuit
- bios
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 101000747588 Homo sapiens UDP-glucuronosyltransferase 1-6 Proteins 0.000 description 8
- 101000841498 Homo sapiens UDP-glucuronosyltransferase 1A1 Proteins 0.000 description 8
- 102100029151 UDP-glucuronosyltransferase 1A10 Human genes 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 2
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 2
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 2
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 201000008103 leukocyte adhesion deficiency 3 Diseases 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
A kind of switching circuit includes one first adapter, a PCH, one the oneth BIOS, a diagnostic card and an on-off circuit；PCH includes the first trigger pin and one second trigger pin；Diagnostic card includes one second adapter and one the 2nd BIOS, and the second adapter is used for being plugged in the first adapter, and the 2nd BIOS is for exporting the control signal of a high level；On-off circuit is for receiving the 2nd BIOS control signal sent, and when on-off circuit receives the control signal of high level, the switching signal of on-off circuit output high level is to first trigger pin of PCH and the second trigger pin；When on-off circuit is the switching signal receiving high level, the switching signal of on-off circuit output low level is to the first trigger pin and the second trigger pin.The present invention switches circuit and can conveniently switch a BIOS or the 2nd BIOS and start a mainboard, thus offering convenience to research staff.
Description
Technical field
The present invention relates to a kind of switching circuit, particularly to a kind of switching circuit being simulated main board BIOS chips by diagnostic card.
Background technology
The BIOS(BasicInputOutputSystem arranged on existing mainboard, basic input output system) chip is all pass through SPI(SerialPeripheralInterface, serial peripheral interface) bus comes and PCH(PlatformControllerHub, platform courses maincenter) chip carries out data exchange.In motherboard design and development, it is common to use a kind of diagnostic card (DebugCard) simulates the BIOS chip on mainboard.This diagnostic card is by LPC(LowPinCount, low pin count) bus is come and PCH chip carries out data exchange.This diagnostic card can show the mainboard each hardware status information when start, and therefore, research staff can judge the duty of each hardware according to the information of display.
Refer to Fig. 1, PCH chip 10 and include two trigger pin (StrappingPin) SATA1GP and GNT1, one end of resistance R1 is connected to power supply 3V, and the other end passes through resistance R2 ground connection；One end of resistance R3 is connected to power supply 3V, and the other end passes through resistance R4 ground connection.Trigger pin SATA1GP is connected to resistance R1 and the resistance R2 node place connected, and trigger pin GNT1 is connected to resistance R3 and the resistance R4 node place connected.When two trigger pin are high level, PCH chip 10 then selects the BIOS chip (the BIOS chip namely arranged on mainboard) supporting SPI interface to start mainboard；When two trigger pin are low level, PCH chip 10 then selects the BIOS chip (i.e. diagnostic card) supporting LPC interface to start mainboard.
When mainboard is debugged, in order to simulate BIOS chip by diagnostic card, resistance R1-R4 may select the identical resistance of resistance so that PCH chip 10 selects diagnostic card to start mainboard.But, after mainboard completes debugging, when the BIOS chip supporting SPI interface is arranged on mainboard, then need to change the resistance (resistance that the resistance of resistance R2 is such as arranged with respect to resistance R1 is minimum, the resistance of resistance R4 is arranged with respect to resistance R3 resistance minimum) of resistance R1-R4, so that two trigger pin of PCH chip 10 receive low level, and then select the BIOS chip supporting SPI interface to start mainboard, so bring great inconvenience to research staff.
Summary of the invention
In view of the foregoing, it is necessary to the switching circuit of a kind of automatically switch main board BIOS chips and diagnostic card is provided.
A kind of switching circuit, including:
One first adapter, is arranged on a mainboard；
One is arranged at the PCH chip on this mainboard, is connected with this first adapter by a LPC interface, and this PCH chip includes the first trigger pin and one second trigger pin；
One is arranged at the BIOS chip on this mainboard, is connected with this PCH chip；
One is arranged at the on-off circuit on this mainboard;
One diagnostic card, including:
One second adapter, is used for being plugged in this first adapter；And
One the 2nd BIOS chip, is connected with this second adapter, and the 2nd BIOS chip is for exporting the control signal of a high level；And
This on-off circuit is for receiving, by this first adapter, the high-level control signal that the 2nd BIOS chip sends, when this on-off circuit receives the control signal of high level, the switching signal of this on-off circuit output high level is to the first trigger pin of this PCH chip and the second trigger pin, so that this PCH chip selects the 2nd BIOS chip to start this mainboard；When this on-off circuit does not receive the switching signal of high level, the switching signal of this on-off circuit output low level is to this first trigger pin and the second trigger pin, so that this PCH chip selects a BIOS chip to start this mainboard.
Above-mentioned switching circuit controls signal to this on-off circuit by this diagnostic card transmission high level, make when this diagnostic card is plugged on this mainboard, this PCH chip selects the 2nd BIOS chip being arranged on this diagnostic card to start this mainboard, and then completes the debugging to this mainboard；When this diagnostic card is from when taking off this mainboard, this PCH chip then selects the BIOS chip being arranged on mainboard to start this mainboard, so that this mainboard enters normal activation state, this switching circuit can make this PCH chip select the BIOS chip of correspondence to start this mainboard in different modes, so greatly facilitates the debugging efforts of research staff.
Accompanying drawing explanation
Fig. 1 is the circuit diagram of the trigger pin of the PCH chip of prior art.
Fig. 2 is the circuit diagram that the present invention switches the diagnostic card of the better embodiment of circuit.
Fig. 3 is that the present invention switches the first adapter of circuit and the circuit diagram of a BIOS chip.
Fig. 4 is the circuit diagram that the present invention switches the on-off circuit of circuit.
Main element symbol description
| PCH | 10 |
| Diagnostic card | 20 |
| Mainboard | 30 |
| Second adapter | 200 |
| 2nd BIOS chip | 202 |
| First adapter | 300 |
| PCH | 301 |
| Oneth BIOS chip | 302 |
| On-off circuit | 303 |
| Switch chip | 304 |
| Resistance | R1-R12 |
| Power supply | 3V |
Following detailed description of the invention will further illustrate the present invention in conjunction with above-mentioned accompanying drawing.
Detailed description of the invention
Refer to Fig. 2 to Fig. 4, the present invention switches the better embodiment of circuit and includes diagnostic card 20,1 first adapter 300, PCH chip 301, the oneth BIOS chip 302 and an on-off circuit 303.This first adapter 300, PCH chip the 301, the oneth BIOS chip 302 and on-off circuit 303 may be contained within a mainboard 30.
This diagnostic card 20 includes one second adapter 200, the 2nd BIOS chip 202 and a resistance R5.When this mainboard 30 is debugged, the 2nd BIOS chip 202 is then used for starting this mainboard 30.This second adapter 200 is connected with the 2nd BIOS chip 202 by lpc bus.The pin IO1 of the 2nd BIOS chip 202 is for the pin L1 of transfer clock signal to this second adapter 200, pin IO2 is for transmitting the reset signal pin L2 to this second adapter 200, pin IO3-IO6 is for transmitting address signal the pin L3-L6 to this second adapter 200, the pin IO7 pin L7 for transmission frame signal to this second adapter 200.The pin IO9 of the 2nd BIOS chip 202 and pin IO11 ground connection, pin IO10 is connected to a power supply 3V, pin IO8 is connected to the pin L8 of this second adapter 200, it is connected to this power supply 3V also by resistance R5, so, the pin IO8 of the 2nd BIOS chip 202 will export the pin L8 controlling signal to the second adapter 200 of a high level.
This PCH chip 301 includes one first Clock Signal pin CLK1, a second clock signal pins CLK2, a reset pin RST, four address signal pin LAD0-LAD3, a chip select signal pins pin CS, a signal output pin SO, a signal input pin SI, a frame signal pin Frame, two trigger pin SATA1GP and GNT1.The pin H1 of this first adapter 300 to pin H7 is connected to the first Clock Signal pin CLK1 of this PCH chip 301, reset pin RST, four address signal pin LAD0-LAD3, frame signal pin Frame, for receiving the data signal of the support LPC of this PCH chip 301 output.When this diagnostic card 20 is plugged on this mainboard 30, namely when the second adapter 200 is plugged on this first adapter 300, the pin H9 of this first adapter 300 is for receiving the control signal of the pin IO8 output of the 2nd BIOS chip 202.The equal ground connection of pin H11 and pin H8 of this first adapter 300, pin H10 is connected to this power supply 3V.The pin M1 of the oneth BIOS chip 302 to pin M4 is connected to the chip selection signal pin CS of this PCH chip 301, second clock signal pins CLK2, input pin SI and output pin SO.
This on-off circuit 303 includes a switch chip 304 and resistance R6-R12.This switch chip 304 includes two audions, wherein the colelctor electrode (i.e. the first pin 1 of switch chip 304) of the first audion is connected to this power supply 3V by this resistance R6, it is also attached to the trigger pin SATA1GP of this PCH chip 301, the emitter stage (i.e. the second pin 2 of switch chip 304) of the first audion is by this resistance R7 ground connection, the base stage (i.e. the 3rd pin 3 of switch chip 304) of the first audion is by this resistance R8 and resistance R9 ground connection, and the node of this resistance R8 and resistance R9 is connected with the pin H9 of this first adapter 300.The base stage (i.e. the 4th pin 4 of switch chip 304) of this second audion is connected with the pin H9 of this first adapter 300 by resistance R10, the emitter stage (i.e. the 5th pin 5 of switch chip 304) of the second audion is by this resistance R11 ground connection, the colelctor electrode (i.e. the 6th pin 6 of switch chip 304) of the second audion is connected to this power supply 3V by this resistance R12, is also attached to the trigger pin GNT1 of this PCH chip 301.
When the 3rd pin 3 of this switch chip 304 receives high level signal, this first triode ON (namely this first pin 1 and the second pin 2 turn on)；When the 4th pin 4 of this switch chip 304 receives high level signal, this second triode ON (namely the 5th pin 5 and the 6th pin 6 turn on).When the 3rd pin 3 of this switch chip 304 receives low level signal, this first audion cut-off (namely the first pin 1 and the second pin 2 end)；When the 4th pin 4 of this switch chip 304 receives low level signal, this second audion cut-off (namely the 5th pin 5 of switch chip 304 and the 6th pin 6 end).
When need to this mainboard 30 be debugged, being plugged on the first adapter 300 of this mainboard 30 by the second adapter 200 of this diagnostic card 20, wherein the pin L1-L8 correspondence of the second adapter 200 is connected with pin H1-H7 and H9 of the first adapter 300.Now, the pin IO8 of the 2nd BIOS chip 202 exports the pin H9 controlling signal to this first adapter 300 of high level, 3rd pin 3 of this switch chip 304 receives high level signal, first pin 1 of this switch chip 304 and the second pin 2 turn on, and namely this first pin 1 becomes low level；Simultaneously, 4th pin 4 of this switch chip 304 also receives high level signal, 5th pin 5 of this switch chip 304 and the 6th pin 6 turn on, 6th pin 6 of this switch chip 304 also becomes low level, so that the trigger pin SATA1GP being connected with the first pin 1 of this switch chip 304 receives low level switching signal, the trigger pin GNT1 being connected with the 6th pin 6 of this switch chip 304 also receives low level switching signal.Operation principle according to PCH chip, when two trigger pin SATA1GP and GNT1 are low level, this PCH chip 301 then starts this mainboard 30 by the first adapter 300 being connected with its LPC interface, the second adapter 200 being connected with this first adapter 300, the 2nd BIOS chip 202 that is connected with this second adapter 200, so by the 2nd BIOS chip 202, this mainboard 30 can be debugged.
After this mainboard 30 has been debugged, this diagnostic card 20 is taken off from this mainboard 30, now, the pin H9 of the first adapter 300 no longer receives the high level signal exported of the pin IO8 from the 2nd BIOS chip 202,3rd pin 3 of this switch chip 304 and the 4th pin 4 are low level, and this first pin 1 and the second pin 2 are not turned on, and the 5th pin 5 and the 6th pin 6 are not turned on, this first pin 1 becomes high level, and the 6th pin 6 also becomes high level.So that the trigger pin SATA1GP being connected with the first pin 1 of this switch chip 304 receives the switching signal of high level, the trigger pin GNT1 being connected with the 6th pin 6 of this switch chip 304 also receives the switching signal of high level.Operation principle according to PCH chip is it can be seen that when two trigger pin SATA1GP and GNT1 are high level, this PCH chip 301 then selects a BIOS chip 302 to start this mainboard 30 by its SPI interface.
Above-mentioned switching circuit controls signal to this on-off circuit 303 by what this diagnostic card 20 transmitted high level, make when this diagnostic card 20 is plugged on this mainboard 30, this PCH chip 301 selects the 2nd BIOS chip 202 being arranged on this diagnostic card 20 to start this mainboard, and then completes the debugging to this mainboard 30；When this diagnostic card 20 is from when taking off this mainboard 30, this PCH chip 301 then selects the BIOS chip 302 being arranged on mainboard 30 to start this mainboard 30, so that this mainboard 30 enters normal activation state, this switching circuit can make this PCH chip 301 select the BIOS chip of correspondence to start this mainboard 30 in different modes, so greatly facilitates the debugging efforts of research staff.
Claims (3)
1. a switching circuit, including:
One first adapter, is arranged on a mainboard；
One is arranged at the PCH chip on this mainboard, is connected with this first adapter by a LPC interface, and this PCH chip includes the first trigger pin and one second trigger pin；
One is arranged at the BIOS chip on this mainboard, is connected with this PCH chip；
One is arranged at the on-off circuit on this mainboard；
One diagnostic card, including:
One second adapter, is used for being plugged in this first adapter；And
One the 2nd BIOS chip, is connected with this second adapter, and the 2nd BIOS chip is for exporting the control signal of a high level；And
This on-off circuit is for receiving, by this first adapter, the high-level control signal that the 2nd BIOS chip sends, when this on-off circuit receives the control signal of high level, the switching signal of this on-off circuit output high level is to the first trigger pin of this PCH chip and the second trigger pin, so that this PCH chip selects the 2nd BIOS chip to start this mainboard；When this on-off circuit does not receive the switching signal of high level, the switching signal of this on-off circuit output low level is to this first trigger pin and the second trigger pin, so that this PCH chip selects a BIOS chip to start this mainboard.
2. switch circuit as claimed in claim 1, it is characterized in that: the first of this second adapter is corresponding with the first to the 8th pin of the 2nd BIOS chip respectively to the 8th pin to be connected, 9th and the 11st pin ground connection of the 2nd BIOS chip, tenth pin of the 2nd BIOS chip and a power supply are connected, and the 8th pin of the 2nd BIOS chip is connected to this power supply to export the control signal of this high level also by one first resistance.
3. switch circuit as claimed in claim 1, it is characterised in that: the first of this first adapter is connected to the 7th pin with the first to the 7th pin of this PCH chip；8th pin of this first adapter and the 11st pin ground connection, the tenth pin of this first adapter is connected to a power supply, and the 9th pin of this first adapter is for receiving the control signal of the high level of the 2nd BIOS chip output；8th to the 11st pin of this PCH chip is connected with first to fourth pin of a BIOS chip.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110451907.6A CN103186441B (en) | 2011-12-30 | 2011-12-30 | Switching circuit |
| TW101100712A TW201327141A (en) | 2011-12-30 | 2012-01-06 | Switching circuit |
| US13/726,568 US20130173833A1 (en) | 2011-12-30 | 2012-12-25 | Switch apparatus switching between basic input output system chip and diagnostic card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110451907.6A CN103186441B (en) | 2011-12-30 | 2011-12-30 | Switching circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103186441A CN103186441A (en) | 2013-07-03 |
| CN103186441B true CN103186441B (en) | 2016-06-29 |
Family
ID=48677618
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110451907.6A Expired - Fee Related CN103186441B (en) | 2011-12-30 | 2011-12-30 | Switching circuit |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20130173833A1 (en) |
| CN (1) | CN103186441B (en) |
| TW (1) | TW201327141A (en) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103176873A (en) * | 2011-12-23 | 2013-06-26 | 鸿富锦精密工业（深圳）有限公司 | Counting card |
| CN104298575B (en) * | 2013-07-16 | 2018-08-03 | 鸿富锦精密电子(天津)有限公司 | Mainboard debug circuit |
| CN105095000A (en) * | 2014-04-29 | 2015-11-25 | 鸿富锦精密工业(武汉)有限公司 | BIOS restoring circuit |
| CN105589792A (en) * | 2014-11-17 | 2016-05-18 | 鸿富锦精密工业(武汉)有限公司 | Alarm circuit |
| CN105700969B (en) | 2014-11-25 | 2018-11-30 | 英业达科技有限公司 | server system |
| CN105700970A (en) | 2014-11-25 | 2016-06-22 | 英业达科技有限公司 | Server system |
| CN105743468B (en) * | 2014-12-09 | 2020-02-21 | 联想(北京)有限公司 | Circuit module, electronic equipment and information processing method |
| CN105739661B (en) * | 2014-12-11 | 2019-01-22 | 鸿富锦精密工业(武汉)有限公司 | Voltage conversion circuit |
| US9904640B2 (en) * | 2015-05-11 | 2018-02-27 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | Program loading system for multiple motherboards |
| CN106610907A (en) * | 2015-10-26 | 2017-05-03 | 鸿富锦精密工业(武汉)有限公司 | Signal conversion circuit and communication system applying same |
| CN108073481B (en) * | 2016-11-16 | 2021-02-12 | 佛山市顺德区顺达电脑厂有限公司 | Server system capable of providing hardware operation information and processing method thereof |
| CN108804261B (en) * | 2017-05-05 | 2023-05-19 | 中兴通讯股份有限公司 | Connector testing method and device |
| CN107818032A (en) * | 2017-10-24 | 2018-03-20 | 郑州云海信息技术有限公司 | A kind of mainboard, information Method of printing, system, device and storage medium |
| CN108363646A (en) * | 2018-01-11 | 2018-08-03 | 郑州云海信息技术有限公司 | A kind of switch connection method of changeable operating mode |
| CN109766303A (en) * | 2019-01-15 | 2019-05-17 | 郑州云海信息技术有限公司 | A kind of device and switching method that chip uplink port automatically switches |
| CN112783704A (en) * | 2021-01-20 | 2021-05-11 | 深圳市智微智能科技股份有限公司 | Novel diagnostic card based on X86 mainboard and diagnostic control method |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101727167A (en) * | 2008-10-21 | 2010-06-09 | 英业达股份有限公司 | Power switching circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5471674A (en) * | 1992-02-07 | 1995-11-28 | Dell Usa, L.P. | Computer system with plug-in override of system ROM |
| TW548574B (en) * | 2001-10-19 | 2003-08-21 | Micro Star Int Co Ltd | Display interface with dual basic input/output system and the computer having the same |
| CN102801067A (en) * | 2011-05-26 | 2012-11-28 | 鸿富锦精密工业（深圳）有限公司 | Adapter for basic input/output system (BIOS) chip |
| US8909989B2 (en) * | 2011-11-21 | 2014-12-09 | Huawei Technologies Co., Ltd. | Method for outputting power-on self test information, virtual machine manager, and processor |
-
2011
- 2011-12-30 CN CN201110451907.6A patent/CN103186441B/en not_active Expired - Fee Related
-
2012
- 2012-01-06 TW TW101100712A patent/TW201327141A/en unknown
- 2012-12-25 US US13/726,568 patent/US20130173833A1/en not_active Abandoned
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101727167A (en) * | 2008-10-21 | 2010-06-09 | 英业达股份有限公司 | Power switching circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201327141A (en) | 2013-07-01 |
| CN103186441A (en) | 2013-07-03 |
| US20130173833A1 (en) | 2013-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103186441B (en) | Switching circuit | |
| CN102508533B (en) | Reset control device and method | |
| CN203054186U (en) | Universal board testing device | |
| CN101539900B (en) | Device for solving conflict generated between two I<2>C slave devices with same addressing address | |
| US20130268708A1 (en) | Motherboard test device and connection module thereof | |
| CN102750252A (en) | Circuit capable of reusing universal serial bus (USB)/ universal asynchronous receiver/ transmitter (UART) interfaces and electronic device using same | |
| CN209911501U (en) | High-voltage relay testing device and system | |
| CN204789908U (en) | Circuit board automatic test system based on labVIEW | |
| US20080126655A1 (en) | Single pci card implementation of development system controller, lab instrument controller, and jtag debugger | |
| CN105510811A (en) | Switch matrix test system based on bus transfer | |
| CN106933215B (en) | PXI bus-based universal equivalent device for external interface of telemetry system | |
| CN104298575A (en) | Mainboard debugging circuit | |
| CN201867793U (en) | Debugging system of basic input/output system | |
| CN211062033U (en) | Test adapter and test equipment | |
| CN102467431A (en) | SATA interface test device and test method thereof | |
| CN104571294A (en) | Server system | |
| CN201984469U (en) | Main board basic input / output system (BIOS) fault debugging card | |
| CN109358995A (en) | A kind of multifunctional testing backboard and test method | |
| CN105589026A (en) | Large switch matrix testing device | |
| CN105676024A (en) | Aging test method and device for electronic product | |
| CN103983864A (en) | Device used for graphic-card testing | |
| CN106406154B (en) | debugging system and control method thereof | |
| CN110874293A (en) | Hot plug testing device | |
| CN204964642U (en) | Automatic test platform's test system | |
| CN114416455A (en) | Novel CPU detection device of multi-functional application |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20160329 Address after: 518109 Guangdong province Shenzhen city Longhua District Dragon Road No. 83 wing group building 11 floor Applicant after: SCIENBIZIP CONSULTING (SHEN ZHEN) CO., LTD. Address before: 518109 Guangdong city of Shenzhen province Baoan District Longhua Town Industrial Zone tabulaeformis tenth East Ring Road No. 2 two Applicant before: Hongfujin Precise Industry (Shenzhen) Co., Ltd. Applicant before: Hon Hai Precision Industry Co., Ltd. |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| CB03 | Change of inventor or designer information |
Inventor after: Zhou Fei Inventor after: Zheng Demin Inventor after: Zhang Lichen Inventor after: Sun Yong Inventor after: Wei Gang Inventor before: Zou Hua Inventor before: Chen Junsheng |
|
| COR | Change of bibliographic data | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20160601 Address after: 274000, No. 77, East Xiangyang Road, Shanxian County, Shandong, Heze Applicant after: SHANXIAN POWER SUPPLY COMPANY, STATE GRID SHANDONG ELECTRIC POWER COMPANY Address before: 518109 Guangdong province Shenzhen city Longhua District Dragon Road No. 83 wing group building 11 floor Applicant before: SCIENBIZIP CONSULTING (SHEN ZHEN) CO., LTD. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160629 Termination date: 20161230 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |