CN103107819B - Noise reduction device of receiver and method thereof - Google Patents
Noise reduction device of receiver and method thereof Download PDFInfo
- Publication number
- CN103107819B CN103107819B CN201110354584.9A CN201110354584A CN103107819B CN 103107819 B CN103107819 B CN 103107819B CN 201110354584 A CN201110354584 A CN 201110354584A CN 103107819 B CN103107819 B CN 103107819B
- Authority
- CN
- China
- Prior art keywords
- frequency
- fixed frequency
- controller
- receptor
- change
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a noise reduction device of a receiver and a noise reduction method of the receiver. The noise reduction device of the receiver and the noise reduction method of the receiver comprise a baud rate occurrence part outputting forcing and maintaining a specific phase signal, a power supply part, a controller and a convertible circuit. The baud rate of the baud rate occurrence part is synchronized. The power supply part provides a direct current power supply for the receiver and is operated through a fixed frequency of the above signal. The receiver is controlled by the controller and the change of the fixing frequency is controlled by the controller. The convertible circuit is connected with the baud rate occurrence part and the frequency of the fixing frequency is changed by the convertible circuit. The noise reduction method of the receiver comprises a stage of comparison receiving frequency and a stage of the fixing frequency. The stage of the fixing frequency is controlled and changed by the controller when the receiving frequency and the fixing frequency are enlarged by the findings of the compared results. The fixing frequency is the phase locked loop (PLL) frequency output by the phase locked loop. The controller changes the fixing frequency by changing all resistance values of a frequency convertible circuit. The fixing frequency is changed.
Description
Technical field
The present invention relates to a kind of denoising device of receptor and its method, specifically, are changed using frequency variable circuit
PLL frequencies, remove the devices and methods therefor of receptor noise.
Background technology
With reference to accompanying drawing 1, the receptor in conventional art is illustrated.Fig. 1 is the composition block diagram of receptor in conventional art.
As shown in figure 1, the receptor in conventional art is divided into baud rate generating unit 10, DC-DC feeder ears 20, receptor system
System 30 and controller 40.
Baud rate generating unit 10 transmits PLL (Phase locked loop) frequency to DC-DC feeder ears 20.For RF systems
System is normal to be run, it is desirable to have generate the frequency source of fixed frequency.But, the output frequency that frequency source is generated is due to by peripheral ring
Border, such as, often there is the situation of slight jitter in the impact of the composition of circuit itself, periphery equipment, temperature and weather, Jing.
Because in order to generate the PLL of phase place or frequency stable, baud rate generating unit 10 is preferably phase-locked loop (Phase
Locked Loop)。
Phase-locked loop is by VCO (the Voltage Controlled for exporting characteristic frequency according to input voltage
Oscillator), the output frequency of exhaustion VCO, so as to be compared with reference frequency enumerator (counter), in temperature
Crystal oscillator (the Temperature Compensated X-tal of outputting stable frequency under the influence of change etc.
Oscillator;TCXO), by reference frequency and the enumerator of crystal oscillator, compare the output frequency of exhaustion, according to which
The P/D (Phase Detector) of difference output corresponding pulses is constituted, so the PLL signals that stable frequency is fixed can be exported.
DC-DC feeder ears 20 receive stable fixed frequency work from baud rate generating unit 10, supply to receiver system 30
Electricity, under the control of the controller 40, the frequency for receiving specific channel is exported receiver system 30.
According to above-mentioned conventional art, the PLL frequencies occurred in the receives frequency and baud rate generating unit 10 of channel are received
During amplification, beat noise can be produced, reduce the reception sensitivity of receptor.
The content of the invention
The technical problem to be solved is：There is provided a kind of by using frequency variable circuit change PLL frequencies,
There is the beat noise that produces during the relation of mutual integral multiple in the frequency and PLL frequencies that can remove receptor received signal
The denoising device of receptor and its method.
The purpose of the present invention is not only restricted to the purpose for arriving mentioned above, and the practitioner of relevant industries is said by following
It is bright, can be understood that the other purposes being not directed to.
In order to solve above-mentioned technical problem, technical program of the present invention lies in：A kind of denoising device of receptor, bag
Include, baud rate synchronous, output is forced to maintain the baud rate generating unit of particular phases signal；It is dynamic by the fixed frequency of above-mentioned signal
Make, to the power supply section of receptor supplying DC power source；Control receptor, the controller that the change to fixed frequency is controlled；
Baud rate generating unit is connected to, the frequency variable circuit of fixed frequency is changed.
According to the noise-reduction method of the receptor of another embodiment of the invention, including, controller compare receives frequency and
The stage of fixed frequency, comparative result find, when receives frequency and fixed frequency are amplified, by change of the controller to fixed frequency
The stage being controlled.
Here, fixed frequency is preferably the PLL frequencies of phase-locked loop output, and controller is by changing frequency variable circuit
Whole resistance value, above-mentioned fixed frequency can be changed.
Beneficial effect of the present invention is：
According to the inventive method, change PLL frequencies using frequency variable circuit, so receptor received signal can be removed
Frequency and PLL frequencies be in the beat noise produced during the relation of mutual integral multiple, be favorably improved the acceptance of receptor
Energy.
Description of the drawings
Fig. 1 is the block diagram of receptor composition in conventional art；
Fig. 2 is the denoising device block diagram of the receptor according to one embodiment of the present invention；
Fig. 3 is a reality of the frequency variable circuit for constituting receptor denoising device according to one embodiment of the present invention
Apply mode；
Fig. 4 is according to another embodiment of the invention, the noise-reduction method precedence diagram of receptor.
Specific embodiment
Referring to the drawings and the specific embodiment that is described in detail below, it is possible to understand advantages and features of the invention and
Concrete methods of realizing.But, the present invention is not limited to the specific embodiment being described below, and can also there are a variety of changes
Shape.Present embodiment is used only to intactly illustrate the present invention, to the technical field belonging to the present invention grasp certain knowledge from
Industry personnel intactly inform scope of the invention.The present invention only can be defined by the category of claim.In addition, this specification
Used in term be used only to illustrate embodiment, be not intended to limit the present invention.Unless there are special explanation, this specification
In odd number, also including plural number.
Below in conjunction with the accompanying drawings, the specific embodiment of the present invention is discussed in detail.
With reference to accompanying drawing 2 and accompanying drawing 3, the denoising device of the receptor of one embodiment of the present invention is illustrated.Fig. 2 is according to this
The denoising device block diagram of the receptor of one embodiment of invention, Fig. 3 is to be connect according to the composition of one embodiment of the present invention
Receive an embodiment of the frequency variable circuit of device denoising device.
As shown in Fig. 2 200 points of the denoising device according to the receptor of an embodiment party of the invention is baud rate generating unit
210th, power supply section 220, controller 230 and frequency variable circuit 240.
After baud rate generating unit 210 is baud rate synchronous, output is forced to maintain the signal of particular phases, and is sent to power supply
Portion 220.In order to output phase or frequency maintain stable signal, such as, occurred according to one embodiment of the present invention baud rate
Portion 210 is phase-locked loop (Phase Locked Loop), and the fixed frequency of above-mentioned phase-locked loop institute output signal can be PLL
(Phase Locked Loop) frequency.
Phase-locked loop is by VCO (the Voltage Controlled for exporting characteristic frequency according to input voltage
Oscillator), the output frequency of exhaustion VCO, so as to be compared with reference frequency enumerator (counter), temperature become
Crystal oscillator (the Temperature Compensated X-tal Oscillator of outputting stable frequency when change;
TCXO), by reference frequency and the enumerator of crystal oscillator, compare the output frequency of exhaustion, it is corresponding according to its difference output
The P/D (Phase Detector) of pulse is constituted, and can stably export fixed frequency.
Power supply section 220 is fixed frequency (the preferably PLL frequencies) work by 210 output signals of baud rate generating unit
Make, to receptor supplying DC power source.
Controller 230 is connected to receptor by there is wireless network, controls multiple radio reception that receptor is sent from television station
The frequency of some specific channel is received in machine channel.
In addition, the receives frequency of specific channel that receives receptor of controller 230 and baud rate generating unit 210 are exported
The fixed frequency of signal is compared.Comparative result finds what receives frequency and fixed frequency were amplified, the change to fixed frequency
It is controlled.
Here, receives frequency and fixed frequency are amplified, it is meant that receives frequency and fixed frequency have the pass of integral multiple
System.When receives frequency and fixed frequency are amplified, the broadcasting channel of reception can occur beat noise, so present invention aims in going
Except these noises.
For this reason, it is necessary to change receives frequency or fixed frequency, prevent two kinds of frequencies from amplifying.But, received channel
Receives frequency is inalterable, so the fixed frequency for changing baud rate 210 output signals of generating unit is the spy of the present invention
Levy place.Below in conjunction with the accompanying drawings 3, it is discussed in detail.
In order to change fixed frequency, controller 230 utilizes frequency variable circuit 240.As shown in figure 3, frequency variable circuit
240 are made up of multiple resistance in parallel and switch, are connected to baud rate generating unit 210.
The action of the control switch of frequency variable circuit 240 of controller 230, changes fixed frequency.Such as, controller 230 is known
After the receives frequency of other received channel, it is compared with fixed frequency, judges whether two kinds of frequencies amplify.
Judged result finds what two kinds of frequencies were amplified, by the switch of 230 operation frequency adjusted circuit 240 of controller, changes
The whole resistance value of frequency variable circuit.Such as, during closing switch, fixed frequency (PLL1) is generated by B resistance values, opening is opened
Guan Shi, generates fixed frequency (PLL2) by the total resistance value of A resistance values and B resistance values.
Thus, controller 230 can change fixed frequency by the whole resistance value of change frequency variable circuit 240.
With reference to accompanying drawing 4, the noise-reduction method of the receptor of another embodiment of the invention is introduced.Fig. 4 is according to this
Another bright embodiment, it is illustrated that the precedence diagram of receptor noise-reduction method.
First, execution step S410, controller recognize the receives frequency of received channel, and execution step S420 judges to connect
Receive frequency and whether the fixed frequency for starting the synchronization of receptor is exaggerated.
What judged result, receives frequency and fixed frequency were amplified, execution step S430, change of the controller to fixed frequency
It is controlled.
For example, controller utilizes frequency variable circuit, control break fixed frequency.Specifically, controller control frequency
The switch motion of adjusted circuit, changes fixed frequency.
That is, the switch of controller operation frequency adjusted circuit, changes the whole resistance value of frequency variable circuit, it is possible thereby to
Control break fixed frequency.
The practitioner of the technical field of the invention be to be understood that can also exist need not change its technological thought or
Other specific embodiments of indispensable feature.Therefore, embodiment of the present invention is all simply exemplary in all respects
, and it is not limited solely to this.The scope of the present invention delimited by claims, and the meaning and model of claims
Enclose and its equivalent concepts in the derived institute form that has altered or deform all should be understood that and belong to scope of the invention.
Claims (2)
1. a kind of denoising device of receptor, it is characterised in that include：Baud rate synchronous, output are forced to maintain particular phases letter
Number baud rate generating unit;
Worked by the fixed frequency of the signal, to the power supply section of receptor supplying DC power source;
The receives frequency and fixed frequency of the comparison receptor, comparative result find, when receives frequency and fixed frequency are amplified,
When i.e. receives frequency and fixed frequency have the relation of integral multiple, the controller of fixed frequency change is controlled；
And with the control of controller, change the frequency variable circuit of fixed frequency；
Described frequency variable circuit is made up of two or more resistance in parallel and switch, and above-mentioned controller control frequency can
Become the switching action of circuit, change whole resistance values of frequency variable circuit, the described fixed frequency of change；
The baud rate generating unit is phase-locked loop, and the fixed frequency is PLL frequencies.
2. a kind of noise-reduction method of receptor, it is characterised in that include：Controller is by the reception channel frequency of receptor and makes to connect
Receive the stage that the fixed frequency of device work is compared；
Comparative result finds that when above-mentioned receives frequency and fixed frequency are amplified, i.e., receives frequency and fixed frequency have integer
Times relation when, control fixed frequency change stage；
The stage that change of the controller to fixed frequency is controlled, including：
The switching action of the frequency variable circuit that control two or more resistance in parallel and switch are constituted, changes frequency variable circuit
Whole resistance value, change fixed frequency stage；
Described fixed frequency is the PLL frequencies of phase-locked loop output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110354584.9A CN103107819B (en) | 2011-11-10 | 2011-11-10 | Noise reduction device of receiver and method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110354584.9A CN103107819B (en) | 2011-11-10 | 2011-11-10 | Noise reduction device of receiver and method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103107819A CN103107819A (en) | 2013-05-15 |
| CN103107819B true CN103107819B (en) | 2017-03-22 |
Family
ID=48315422
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110354584.9A Active CN103107819B (en) | 2011-11-10 | 2011-11-10 | Noise reduction device of receiver and method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103107819B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1540874A (en) * | 2003-04-21 | 2004-10-27 | 夏普株式会社 | PLL circuit and TV receiver using it, and improvement in beat of TV receiver |
-
2011
- 2011-11-10 CN CN201110354584.9A patent/CN103107819B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1540874A (en) * | 2003-04-21 | 2004-10-27 | 夏普株式会社 | PLL circuit and TV receiver using it, and improvement in beat of TV receiver |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103107819A (en) | 2013-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8373472B2 (en) | Digital PLL with automatic clock alignment | |
| US6310521B1 (en) | Reference-free clock generation and data recovery PLL | |
| US7920665B1 (en) | Symmetrical range controller circuit and method | |
| WO2016203460A2 (en) | Ultra low phase noise frequency synthesizer | |
| CN106357266A (en) | Locked detecting circuit, method and phase-locked circuit | |
| US6657464B1 (en) | Method and circuit to reduce jitter generation in a PLL using a reference quadrupler, equalizer, and phase detector with control for multiple frequencies | |
| CN209627350U (en) | Electronic circuit | |
| US11728815B2 (en) | Semiconductor device | |
| TW201834395A (en) | Digital frequency multiplier to generate a local oscillator signal in fdsoi technology | |
| CN103107819B (en) | Noise reduction device of receiver and method thereof | |
| US10879910B1 (en) | Method and apparatus for locking a transmitter oscillator to a reference clock signal in a frequency domain | |
| US8456205B2 (en) | Phase-frequency comparator and serial transmission device | |
| US7595698B2 (en) | PLL lock time reduction | |
| US20120262212A1 (en) | Multiple-phase clock generator | |
| JP2012075000A (en) | Phase-locked loop and radio unit | |
| JPH09182100A (en) | Pll circuit | |
| US9258110B2 (en) | Phase detector | |
| CN110995256B (en) | Phase-locked loop device for reducing frequency locking time and implementation method | |
| US10574242B2 (en) | Phase locked loop sampler and restorer | |
| KR101207072B1 (en) | Phase locked loop having function of phase interpolation and method for phase interpolation in phase locked loop | |
| JP2013223075A (en) | Pll frequency synthesizer, semiconductor integrated device and radio communication equipment | |
| CN100353673C (en) | Lock phare cycle frequency synthesizer | |
| CN1972128A (en) | Pll | |
| WO2012143970A1 (en) | Frequency synthesizer | |
| US20120126854A1 (en) | Frequency regeneration circuit and frequency regeneration method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |