CN103000616B - The manufacture method of thin metal layer photoetching alignment mark - Google Patents

The manufacture method of thin metal layer photoetching alignment mark Download PDF

Info

Publication number
CN103000616B
CN103000616B CN201110272670.5A CN201110272670A CN103000616B CN 103000616 B CN103000616 B CN 103000616B CN 201110272670 A CN201110272670 A CN 201110272670A CN 103000616 B CN103000616 B CN 103000616B
Authority
CN
China
Prior art keywords
thin metal
metal layer
alignment mark
layer
photoetching alignment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201110272670.5A
Other languages
Chinese (zh)
Other versions
CN103000616A (en
Inventor
童宇锋
李伟峰
陈福成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201110272670.5A priority Critical patent/CN103000616B/en
Publication of CN103000616A publication Critical patent/CN103000616A/en
Application granted granted Critical
Publication of CN103000616B publication Critical patent/CN103000616B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

The invention discloses a kind of manufacture method of thin metal layer photoetching alignment mark, the method is before the long-pending thin metal layer of pad, further comprising the steps of: 1) on substrate dielectric layer, the position corresponding with the photoetching alignment mark that will make, coating photoresist is as barrier layer, and exposure, etches; 2) with the metal or alloy filling step 1 different from the material of thin metal layer) region that etches away; 3) surface, cmp fill area, makes it lower than described dielectric layer.The method is by changing the substrat structure of thin metal layer photoetching alignment mark, improve difference of height and the light and shade contrast of thin metal layer photoetching alignment mark, thus achieve rear layer and aim at the direct of thin metal layer, improve the alignment precision of front and back layer, ensure that the design performance of product.

Description

The manufacture method of thin metal layer photoetching alignment mark
Technical field
The present invention relates to field of semiconductor manufacture, particularly relate to a kind of manufacture method of thin metal layer photoetching alignment mark.
Background technology
In semiconductor fabrication process, lithography alignment accuracy is one of key factor of restriction smaller szie technique.Due to the front and back layer relevance of layout design, in later process, rear layer usually can be adopted directly to the way of the photoetching alignment mark of front layer, to promote the alignment precision of front and back layer, ensure the performance of product.
In the technique platform that some are special, thin metal layer can be introduced to connect upper and lower medium layer in later process.Such as, the self-registered technology introduced in the technique platform of embedded flash memory (EmbeddedFlash), its committed step is exactly oxide layer and metal level Alignment Process, as shown in Figure 1, wherein, metal layer process uses the titanium nitride (TiN) on the 900 Izod right sides.Due to this kind of metal level very thin (thickness is generally less than 2000 dusts), cause the step difference of height of the photoetching alignment mark formed after etching very little, poor with the light and shade contrast of surrounding oxidic silicon layer.And according to the normal setting of Nikon photoetching equipment, the step difference of height of photoetching alignment mark is good to be not less than 5000 dusts; Close to during 3000 dust can by open phase shift function strengthen signal; When difference of height be less than 2000 dusts even lower time, photoetching alignment mark produce signal (signal indicated by point as red in Fig. 2) excessively weak, board cannot be analyzed accurately it and read.Therefore, lower one deck of thin metal layer, on time, cannot adopt the method for directly aiming at.
In order to realize the lithography alignment of lower one deck, usually adopt the method for indirectly aiming at present, namely to the photoetching alignment mark of front layer (that one deck before thin metal layer).But the method for this indirect aligning exists following shortcoming: 1, aim at less stable, if create impact to front layer mark in thin metal layer technique, then occur reporting to the police to being easy on time in later layer; 2, when thin metal layer is contrary with later layer alignment compensation value direction, aim at and there will be deviation, increase the rework rate of goods, even affect the performance of subsequent product.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of manufacture method of thin metal layer photoetching alignment mark, and it can improve the alignment precision of layer after thin metal layer, ensures the performance of subsequent product.
For solving the problems of the technologies described above, the manufacture method of thin metal layer photoetching alignment mark of the present invention, before the long-pending thin metal layer of pad, further comprising the steps of:
1) on substrate dielectric layer, the position corresponding with the photoetching alignment mark that will make, coating photoresist is as barrier layer, and exposure, etches;
2) with the metal or alloy filling step 1 different from the material of thin metal layer) region that etches away;
3) surface, cmp fill area, makes it lower than described dielectric layer.
The manufacture method of thin metal layer photoetching alignment mark of the present invention, by changing the substrat structure of thin metal layer photoetching alignment mark, improve difference of height and the light and shade contrast of thin metal layer photoetching alignment mark, thus when lower one deck is aimed at, adopted the way of directly aiming at, and then improve the alignment precision of front and back layer, ensure that the design performance of product.
Accompanying drawing explanation
Fig. 1 is the fabrication processing of existing thin metal layer photoetching alignment mark;
Fig. 2 is the signal of the thin metal layer photoetching alignment mark adopting existing method to make;
Fig. 3 is the fabrication processing of thin metal layer photoetching alignment mark of the present invention;
Fig. 4 is after thin metal layer photoetching alignment mark of the present invention completes, and in later process, the top dielectric layer of thin metal layer carries out the schematic diagram aimed to the photoetching alignment mark of thin metal layer;
Fig. 5 is the signal of the thin metal layer photoetching alignment mark adopting method of the present invention to make.
Description of reference numerals
1,4: dielectric layer
2: thin metal layer
3: photoetching alignment mark
Embodiment
Understand more specifically for having technology contents of the present invention, feature and effect, now in conjunction with illustrated execution mode, details are as follows:
The manufacture method of the thin metal layer photoetching alignment mark of the present embodiment, its concrete technology flow process is as follows:
Step 1, the dielectric layer 1 of long-pending thin metal layer 2 lower floor of pad, as shown in Fig. 3 (a);
Step 2, on described dielectric layer 1, corresponds to the position of thin metal layer 2 photoetching alignment mark 3 that will make, and coating photoresist, then exposes, etch away the region not having photoresist to stop, as shown in Fig. 3 (b).
Step 3, the region etched away with tungsten (W) filling step 2.In this step, also can fill with other metal or alloy, but filling material can not be identical with the material of thin metal layer.
Step 4, using described dielectric layer 1 as barrier layer, carries out cmp (CMP) to surface, tungsten fill area, makes tungsten fill area surface planarisation, and a little less than the height of dielectric layer 1, as shown in Fig. 3 (c).
Step 5, the long-pending thin metal layer 2 of pad.Thin metal layer 2 is less than or equal to 1: 3 with the thickness ratio of dielectric layer 1.The material of thin metal layer 2 can be aluminium, copper, aluminium copper or other metal materials.
Step 6, thin metal layer 2 will make the position of photoetching alignment mark 3, and coating photoresist, as barrier layer, then exposes, etches away the region not having photoresist to stop, forms the photoetching alignment mark 3 of thin metal layer 2.The size of photoetching alignment mark 3 can be corresponding with it the size of underlying dielectric layers identical, also can there is difference (difference general control is within ± 15%).
Said method, by placing the onesize but mark that light and shade is contrary (namely underlying dielectric layers 1 exceeds the part of tungsten fill area) at photoetching alignment mark 3 place of thin metal layer 2, improves the light and shade contrast of photoetching alignment mark 3.In last part technology, dielectric layer 4 (identical with underlying dielectric layers 1 material) when thin metal layer 2 upper strata carries out on time to the photoetching alignment mark 3 of thin metal layer 2, the registration signal produced obtains obvious enhancing (as shown in Figure 4,5), thus enable photoetching equipment grab desirable signal, and Direct Analysis is carried out to signal, obtain accurate pattern and the information of thin metal layer.

Claims (4)

1. the manufacture method of thin metal layer photoetching alignment mark, is characterized in that, before the long-pending thin metal layer of pad, comprises the following steps:
1) on substrate dielectric layer, the position corresponding with the photoetching alignment mark that will make, coating photoresist is as barrier layer, and exposure, etches;
2) with the metal or alloy filling step 1 different from the material of thin metal layer) region that etches away;
3) surface, cmp fill area, makes it lower than described dielectric layer;
After the long-pending thin metal layer of pad, thin metal layer will make the position of photoetching alignment mark, coating photoresist, as barrier layer, then exposes, etches away the region not having photoresist to stop, forms the photoetching alignment mark with thin metal layer.
2. method according to claim 1, is characterized in that, the material of described thin metal layer is aluminium, copper or aluminium copper.
3. method according to claim 1, is characterized in that, step 2) in, fill with tungsten.
4. method according to claim 1, is characterized in that, the thickness ratio of described thin metal layer and described dielectric layer is less than or equal to 1:3.
CN201110272670.5A 2011-09-15 2011-09-15 The manufacture method of thin metal layer photoetching alignment mark Active CN103000616B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110272670.5A CN103000616B (en) 2011-09-15 2011-09-15 The manufacture method of thin metal layer photoetching alignment mark

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110272670.5A CN103000616B (en) 2011-09-15 2011-09-15 The manufacture method of thin metal layer photoetching alignment mark

Publications (2)

Publication Number Publication Date
CN103000616A CN103000616A (en) 2013-03-27
CN103000616B true CN103000616B (en) 2015-12-02

Family

ID=47929006

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110272670.5A Active CN103000616B (en) 2011-09-15 2011-09-15 The manufacture method of thin metal layer photoetching alignment mark

Country Status (1)

Country Link
CN (1) CN103000616B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104253113B (en) * 2013-06-28 2017-07-11 上海华虹宏力半导体制造有限公司 The telltale mark used during a kind of measurement and its recognition methods
CN104716016B (en) * 2013-12-12 2018-04-17 上海华虹宏力半导体制造有限公司 The production method of film dielectric layer photoetching alignment mark

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6060786A (en) * 1999-04-26 2000-05-09 Worldwide Semiconductor Manufacturing Corp. Alignment-marker structure and method of forming the same in integrated circuit fabrication
US6350658B1 (en) * 1998-06-29 2002-02-26 Stmicroelectronics S.R.L. Method for realizing alignment marks on a semiconductor device during a manufacturing process including at least a chemical mechanical polishing process step
CN101373757A (en) * 2007-08-23 2009-02-25 和舰科技(苏州)有限公司 Mask target and method for forming the same
CN101567302A (en) * 2008-04-23 2009-10-28 力晶半导体股份有限公司 Alignment mark, forming method thereof and alignment method of semiconductor

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10000759C1 (en) * 2000-01-11 2001-05-23 Infineon Technologies Ag Production of justifying marks in a structure with integrated circuits comprises applying a first planar metal layer over a semiconductor substrate, applying an insulating layer, inserting metal and depositing a second metal layer
CN100590787C (en) * 2007-09-07 2010-02-17 上海华虹Nec电子有限公司 Method for manufacturing metallic layer registration photoetched mark

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350658B1 (en) * 1998-06-29 2002-02-26 Stmicroelectronics S.R.L. Method for realizing alignment marks on a semiconductor device during a manufacturing process including at least a chemical mechanical polishing process step
US6060786A (en) * 1999-04-26 2000-05-09 Worldwide Semiconductor Manufacturing Corp. Alignment-marker structure and method of forming the same in integrated circuit fabrication
CN101373757A (en) * 2007-08-23 2009-02-25 和舰科技(苏州)有限公司 Mask target and method for forming the same
CN101567302A (en) * 2008-04-23 2009-10-28 力晶半导体股份有限公司 Alignment mark, forming method thereof and alignment method of semiconductor

Also Published As

Publication number Publication date
CN103000616A (en) 2013-03-27

Similar Documents

Publication Publication Date Title
CN105493250B (en) Subtractive method self-aligned via hole and plug patterning for back segment (BEOL) interconnection
US11037789B2 (en) Cut last self-aligned litho-etch patterning
CN105793977B (en) The self-aligned via hole using polychromatic light bucket for back segment (BEOL) interconnection patterns
EP2926364B1 (en) Metal density distribution for double pattern lithography
US9425049B2 (en) Cut first self-aligned litho-etch patterning
CN105745745A (en) Self-aligned via and plug patterning with photobuckets for back end of line (BEOL) interconnects
US9722174B1 (en) Low dielectric constant interlayer dielectrics in spin torque magnetoresistive devices
CN101034698B (en) Overlay accuracy measurement vernier and method of forming the same
JP2005208473A (en) Automatic designing apparatus, automatic designing method and reticle set and semiconductor integrated circuit which can be manufactured by using the above apparatus and method
JP2000340553A (en) Etching method
CN103000616B (en) The manufacture method of thin metal layer photoetching alignment mark
CN104409444A (en) Preparation method of fin layer photo-etching alignment mark
US8048764B2 (en) Dual etch method of defining active area in semiconductor device
CN102881648A (en) Method for manufacturing metal interconnection structure
CN101201544B (en) Semiconductor photolithography method
US12014994B2 (en) Method for forming overlay marks and semiconductor structure
CN103633067A (en) Crossed annular aligning mark based on TSV (through silicon via) three-dimensional integration process
CN102290330B (en) A kind of formation method of capacitance structure
US8101516B2 (en) Method of forming contact hole pattern in semiconductor integrated circuit device
US8748066B2 (en) Method for forming photomasks
TW201320422A (en) Method for forming structure of magnetoresistance device
CN111463171B (en) Method for manufacturing pattern structure
CN104973565A (en) Manufacture method of MEMS device
JP4799858B2 (en) Automatic design method of semiconductor integrated circuit
US7234129B2 (en) Calculating etch proximity-correction using object-precision techniques

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20140108

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TA01 Transfer of patent application right

Effective date of registration: 20140108

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Applicant after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Applicant before: Shanghai Huahong NEC Electronics Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant