CN102969315A - Reverse conducting integrated gate commutated thyristor - Google Patents
Reverse conducting integrated gate commutated thyristor Download PDFInfo
- Publication number
- CN102969315A CN102969315A CN2012105243250A CN201210524325A CN102969315A CN 102969315 A CN102969315 A CN 102969315A CN 2012105243250 A CN2012105243250 A CN 2012105243250A CN 201210524325 A CN201210524325 A CN 201210524325A CN 102969315 A CN102969315 A CN 102969315A
- Authority
- CN
- China
- Prior art keywords
- gct
- frd
- isolated area
- commutated thyristor
- integrated gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Thyristors (AREA)
Abstract
The invention discloses a reverse conducting integrated gate commutated thyristor, which comprises a GCT (Gate Commuted Tryristor), an FRD (Fast Recovery Diode), and an isolation region between the GCT and the FRD, wherein the GCT comprises a cathode N+ doped region of the GCT, a P-type base region of the GCT, an N-substrate, an N' Buffer layer, and a P+ anode region of the GCT successively from top to bottom in the longitudinal direction; the FRD comprises a P-type base region of the FRD, the N-substrate, the N' buffer layer, and an N+ cathode region of the FRD successively from top to bottom in the longitudinal direction; the N' buffer layer is an N' buffer layer shared by the GCT and the FRD; and the upper surface of the isolation region is lightly doped with a layer of N' impurity, and the doping concentration of the N' impurity is 1-2 orders of magnitudes higher than that of the N-substrate. According to the invention, using the compensating effect of the impurity, under the condition that the P-type doping distribution of the isolation region is not changed, the effective width of the isolation region is increased, and the shortcomings existing in the prior art that the diffusion control precision is not high, and the process is complicated and not suitable for high pressure devices are overcome.
Description
Technical field
The present invention relates to a kind of structure of power semiconductor switch, especially relate to a kind of contrary structure of leading type integrated gate commutated thyristor (RCGCT, Reverse Conducting Integrated Gate Commutated Thyristor).
Background technology
Contrary type integrated gate commutated thyristor (the Reverse Conducting Integrated Gate Commutated Thyristor that leads, RCGCT) be a kind of on a chip integrated GCT(Gate Commutated Thyristor, door pole stream-exchanging thyristor) with FRD(Fast Recovery Diode, fast recovery diode) power electronic device.Wherein, GCT is a kind of electronic power switch device, and typical operating state is opening process and the turn off process of conducting state, blocking state and state conversion.Electrode has gate pole (Gate, the control utmost point), anode (Anode) and negative electrode (Cathode).GCT is mainly as switch element in power electronic device.And the typical structure of FRD is the PIN structure, and electrode has anode (Anode) and negative electrode (Cathode).FRD is mainly used in afterflow and clamped in power electronic device.But GCT and FRD do not work simultaneously, therefore it need to be carried out electrical isolation.As shown in Figure 1, ring-type isolated area of design between GCT and FRD two parts with influencing each other between isolation GCT and the FRD, guarantees that device is safe and reliable to work alone.
Semiconductor device take silicon as representative all is to carry out certain processing technology on the basis of original monocrystalline, forms ad hoc structure and dopant profiles, thereby realizes device function.Wherein dopant is divided into two classes: a class is the N-type dopant, such as phosphorus and arsenic atom.Another kind of is P type dopant, such as boron, aluminium plus gallium atom.The dopant of high power semi-conductor is commonly used phosphorus, boron, aluminium plus gallium.Usually after " N " or " P ", increase the light and heavy degree that certain symbol shows doping.Mix this ordinary representation substrate (13 power magnitude) such as the low-down N-type of " N-" expression; The light dope of " N ' " expression 14～16 powers magnitude; " N+ " represents heavy doping (usually more than 18 powers).The weight of p type impurity mixes and also can represent equally.
Isolation technology is the key technology of RCGCT device.Current, the difficult point of isolation technology is:
(1) control of isolated area effective width.Narrow can not effectively the isolation, the effective area of wide then consumers, and affect the withstand voltage level of device.
(2) the horizontal withstand voltage level of isolated area.Isolated area is two-way all need to reach 20V and above withstand voltage, to guarantee the independence between device.
(3) isolated area forms withstand voltage level and other characteristic that technique must not affect the device various piece.
(4) technique must simple possible.If by complicated, repeatedly diffusion and photoetching process guarantee isolation, easily cause raising, the prolongation of production cycle of production cost, the negative effects such as increase of defective workmanship probability.
Existing isolation technology is take the PNP+ trench isolations as the basis, and the PNP isolation refers to adopt intrinsic N-substrate, and the P Impurity Diffusion is carried out in both sides, by the suitable width of design control, realizes the isolation of GCT and FRD.Groove refers to form a groove in intrinsic N-district by etching technics on isolated area PNP basis.Existing three kinds of similar prior aries are summarized as follows:
Prior art one: as shown in Figure 2, this technical scheme adopts PNP+ trench isolations mode.The isolation of PNP+ groove is contrary to lead the common feature that device isolation region has, and other partition methods all are to do some optimizations on the basis of the method.
Prior art two: as shown in Figure 3, this technical scheme adopts isolated area surface N to mix in conjunction with a ring+trench isolations mode.The field ring structure is the p type island region together that mixes in the N-type isolated area, and after the GCT anode applied high voltage, several PN junctions bore high voltage together in the isolated area, thereby realizes insulation request.
Prior art three: as shown in Figure 4, this technical scheme adopts isolated area N+ to mix in conjunction with the isolation method of field plate+groove.Carry out N-type heavy doping in the isolated area.Field plate structure refers to successively make a layer insulating (SiO on the isolated area surface
2) and metal level, metal level links to each other with a lateral electrode, can change the distribution of isolated area electric field after electrode applies voltage, thereby satisfies the requirement of isolation.
Wherein, partly be isolated area at accompanying drawing 2 to the A shown in the accompanying drawing 4.
More than the deficiency that exists of three kinds of prior aries mainly contain following some:
(1) the isolated area border is wayward.Existing its isolated area of isolation technology adopts the N-substrate, and the N-substrate is low-doped, about 80～150 μ m of the junction depth of P base, and the transverse diffusion distance of impurity is also larger.As shown in Figure 5, when horizontal proliferation makes impurity concentration be reduced to substrate concentration from the high concentration of 18～19 powers, some differences of surface appearance will cause transverse diffusion distance to produce larger deviation.That transverse diffusion distance embodies isolated area width change schematic diagram as shown in Figure 6.Therefore it is wayward that the PNP of nature isolates its isolated area N sector width, and when especially the N sector width was very little, it is invalid that the variation of N sector width probably causes isolating.Can find out also that from accompanying drawing 5 concentration with the PN junction border raises, can weaken horizontal proliferation difference to the impact of isolated area width, thereby increase the controllability that technique is made.
(2) the isolated area width is wayward.The N sector width is determined by the horizontal proliferation of both sides p type island region in the isolation technology scheme of positive-negative-positive structure+groove, device surface impurity transverse diffusion distance depends on the surface appearance in the technical process, the p type island region junction depth also has fluctuation to rise and fall, the possibility of change about the p type island region boundary line exists thus, cause the unstable of N sector width, can not accomplish accurate control, isolation effect also will be affected thereupon.
(3) laterally punch through voltage is on the low side.Existing PNP isolation is in conjunction with withstand voltage contradictory under punch through voltage and GCT blocking state of isolated area width design in the isolation technology of groove, must compromisely consider, this just causes the punch through voltage not high (less than 110V) of existing isolation technology, for the necessity that is improved against the trouble free service of leading type GCT.
(4) complex process.Prior art increases p type island region (prior art two) or N+ district (prior art three) in the shading ring zone, all will increase the complexity of technique, increase the front photoetching of these Impurity depositions, and carry out these high concentration impurities diffusions in narrow isolated area, the efficiency frontier of isolated area is difficult to guarantee more.Simultaneously, a ring and field plate all need to increase repeatedly photoetching, the design lithography mask version, increase high-temperature diffusion process, the cost that this not only increases device production extends manufacture cycle, and for the high-tension power device of large electric current, its shading ring width can not reliably be controlled.
(5) inapplicable high tension apparatus.The technique of prior art one realizes the simplest, but according to technical Analysis before, the shading ring width needs the balance master to tie withstand voltage and punch through voltage, wide or narrow all not all right, scheme one is applicable to low-power device, and it is not high that it is withstand voltage, can increase the isolated area width and guarantee punch through voltage.But for high power device, electric pressure is up to 6000V, even 9000V, the voltage withstand class of device improves need to reduce the isolated area width, but the punch through voltage demand that high power device is corresponding also promotes thereupon, requiring again simultaneously increases the isolated area width, and this is that isolated area width design contradiction is more outstanding, so prior art one is not suitable for high power device.
Summary of the invention
The purpose of this invention is to provide a kind of contrary type integrated gate commutated thyristor of leading, contraryly lead that type integrated gate commutated thyristor diffusion control precision is not high, complex process, be not suitable for the shortcoming of high tension apparatus with what overcome that prior art exists.
In order to realize the foregoing invention purpose, the present invention specifically provides a kind of contrary technic relization scheme of leading the type integrated gate commutated thyristor, and is a kind of against leading the type integrated gate commutated thyristor, comprising: GCT, FRD, and the isolated area between GCT and the FRD.GCT is in the P+ anode region of P type base, N-substrate, N ' resilient coating and the GCT of the negative electrode N+ doped region that vertically comprises successively GCT from top to bottom, GCT.FRD is in the N+ cathodic region that vertically comprises successively P type base, N-substrate, N ' resilient coating and the FRD of FRD from top to bottom.The N-substrate is the N-substrate that GCT and FRD share.N ' resilient coating is that GCT and FRD share.The upper surface light dope of isolated area has one deck N ' impurity, and the doping content of N ' impurity exceeds 1～2 order of magnitude than the doping content of N-substrate.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the upper surface of isolated area is removed the silicon of certain depth, forms isolated groove between the P type base of the negative electrode N+ doped region of GCT and FRD.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the doping content of N ' impurity is 1 * 10
14～1 * 10
16Cm
-3
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the doping content of N-substrate is 1 * 10
13Cm
-3
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the N ' impurity junction depth of the surface doping of isolated area is 20～50 μ m.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the N ' impurity of isolated area surface doping is phosphorus.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the grooving degree of depth of isolated groove is 8～30 μ m.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the grooving degree of depth of isolated groove is 10～15 μ m.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, isolated groove covers the N-type district of whole isolated area.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the grooving width of the P type base of the P type base of GCT and FRD is greater than 20 μ m.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, the isolated area width between GCT and the FRD is set to 10 μ m～100 μ m.
As a kind of contrary further improvement of leading type integrated gate commutated thyristor technical scheme of the present invention, GCT also comprises GCT negative electrode, GCT gate pole and GCT anode, and FRD also comprises FRD anode and FRD negative electrode.The GCT negative electrode is arranged at the negative electrode N+ doped region surface of GCT, and the GCT gate pole is arranged at the P type base region surface of GCT, and the GCT anode is arranged at the surface, P+ anode region of GCT.The FRD anode is arranged at the P type base region surface of FRD, and the FRD negative electrode is arranged at the surface, N+ cathodic region of FRD.GCT is connected with the FRD inverse parallel, GCT anode and FRD negative electrode short circuit.
A kind of against leading the technical scheme of type integrated gate commutated thyristor by implementing the invention described above, have following technique effect:
(1) isolated area of the present invention adopts surperficial N ' doping to introduce impurity compensation, can widen N-type district (that is isolated area) effective width on the basis that does not change design, is beneficial to improve punch through voltage;
(2) the present invention removes a part by the grooving superficial layer that surperficial N ' concentration is higher, does not affect the vertical structure of isolated area, without detriment to original vertically withstand voltage;
(3) the easier control of isolated area width of the present invention, convenient design.Because the impurity compensation that N ' causes, make the impurity concentration on isolated area PN junction border improve one to two magnitude, the variation of surperficial P impurity transverse diffusion distance diminishes on the impact of isolated area width, isolated area more easy to control border, improve the isolated area width surplus is set, reduce the design risk;
(4) the present invention introduces the isolation design of N ' doping, is not only applicable to low-power device, also is applicable to high power device, especially for the switching device of dark knot high pressure, such as RCGCT;
(5) N ' doping that only increases of the present invention because this is doped to whole doping, therefore need not to increase photoetching or other technique, on the basis that does not increase process complexity, can greatly improve isolation effect.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, the below will do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the contrary negative electrode schematic top plan view of type integrated gate commutated thyristor (RCGCT) of leading of the present invention;
Fig. 2 is the contrary structural representation of leading device of prior art one PNP+ trench isolations;
Fig. 3 is that prior art two N mix in conjunction with the contrary structural representation of leading device of a ring+trench isolations;
Fig. 4 is that prior art three isolated area N+ mix in conjunction with the contrary structural representation of leading device of the isolation of field plate+groove;
Fig. 5 is the contrary schematic diagram of leading type integrated gate commutated thyristor surface impurity concentration and transverse diffusion distance relation of prior art;
Fig. 6 is the schematic diagram that the contrary difference of leading type integrated gate commutated thyristor impurity transverse diffusion distance of prior art causes the isolated area width difference;
Fig. 7 is the contrary cross-sectional view of leading a kind of embodiment of type integrated gate commutated thyristor of the present invention;
Fig. 8 is the contrary structural principle schematic diagram of leading the design of type integrated gate commutated thyristor isolated area of the present invention;
Fig. 9 is that the present invention is against leading the structural principle schematic diagram that the type integrated gate commutated thyristor is considered horizontal break-through;
Figure 10 is the contrary schematic diagram of leading type integrated gate commutated thyristor surface N ' doping increase isolated area N-type layer width and increasing punch through voltage of the present invention;
Figure 11 is the contrary laterally schematic diagram of puncture risk of type integrated gate commutated thyristor surface N ' doping increase of leading of the present invention;
Figure 12 is the schematic diagram of surperficial light dope N ' layer process in the contrary a kind of embodiment of manufacture method of leading the type integrated gate commutated thyristor of the present invention;
Figure 13 is the schematic diagram of making the P type base process of the P type base of GCT and FRD in the contrary a kind of embodiment of manufacture method of leading the type integrated gate commutated thyristor of the present invention;
Figure 14 is the contrary schematic diagram of leading a kind of embodiment middle-jiao yang, function of the spleen and stomach of manufacture method pole-face N ' doping process of type integrated gate commutated thyristor of the present invention;
Figure 15 is the schematic diagram of GCT negative electrode and FRD negative electrode N+ pre-deposition process in the contrary a kind of embodiment of manufacture method of leading the type integrated gate commutated thyristor of the present invention;
Figure 16 is the contrary schematic diagram of leading a kind of embodiment isolated groove of type integrated gate commutated thyristor manufacture method etching process of the present invention;
Figure 17 is that a kind of embodiment GCT negative electrode of type integrated gate commutated thyristor manufacture method and FRD negative electrode N+ advance, the schematic diagram of passivating process against leading in the present invention;
Figure 18 is the contrary schematic diagram of leading a kind of embodiment GCT anode of type integrated gate commutated thyristor manufacture method P+ doping process of the present invention;
Figure 19 is the contrary process schematic diagram of leading a kind of embodiment making of type integrated gate commutated thyristor manufacture method electrode of the present invention;
Figure 20 is that the present invention is against leading the horizontal break-through curve synoptic diagram that a kind of embodiment of type integrated gate commutated thyristor manufacture method is not carried out N ' doping and do not dug isolated groove;
Figure 21 is that the present invention does not carry out N ' doping against leading a kind of embodiment of type integrated gate commutated thyristor manufacture method, digs the horizontal break-through curve synoptic diagram of isolated groove;
Figure 22 is that the present invention carries out N ' doping against leading a kind of embodiment of type integrated gate commutated thyristor manufacture method, does not dig the horizontal break-through curve synoptic diagram of isolated groove;
Figure 23 is that the present invention carries out the horizontal break-through curve synoptic diagram that N ' mixes and digs isolated groove against leading a kind of embodiment of type integrated gate commutated thyristor manufacture method;
Among the figure: 1-GCT, 2-FRD, 3-isolated area, the negative electrode N+ doped region of 4-GCT, the P type base of 5-GCT, 6-N-substrate, 7-N ' resilient coating, the P+ anode region of 8-GCT, 9-isolated groove, the P type base of 10-FRD, the N+ cathodic region of 11-FRD.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is a part of embodiment of the present invention, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
To shown in the accompanying drawing 23, provided a kind of contrary specific embodiment of leading type integrated gate commutated thyristor and preparation method thereof of the present invention such as accompanying drawing 7, the invention will be further described below in conjunction with the drawings and specific embodiments.
GCT(Gate-Commutated Thyristor, door pole stream-exchanging thyristor) be a kind of loud-break switch device, typical operating state has opening process and the turn off process of conducting state, blocking state and state conversion.And FRD(FastRecovery Diode, fast recovery diode) be a kind of afterflow and clamped power electronic device of being mainly used in.The GCT blocking state need to bear very high voltage, as shown in Figure 8, applies high pressure at the GCT anode, and voltage is mainly carried by the P type base 5 of GCT and the PN junction of N-substrate 6, and the P type base 10 of FRD and the PN junction of N-substrate 6 also bear high pressure simultaneously.In the process of carrying longitudinal high-pressure, the depletion layer of GCT and FRD also can occur extending transversely in isolated area 3.Therefore there are two main breakdown path in RCGCT inside, and one is the puncture of PN junction longitudinal direction, and another is the horizontal puncture on PN junction surface.Vertically puncture can be according to one dimension Approximate Design suitable dopant profiles and the thick next puncture requirement of satisfying of sheet.When PN junction is also determined according to its horizontal dopant profiles after vertically puncturing requirement to have designed suitable dopant profiles thereupon.
Electromotive force only just can descend at electric field region, and electric field mainly is present in again the PN depletion region, and does not vertically have a PN junction in isolated area 3.So the equipotential line of isolated area as shown in Figure 8, isolated area 3 is owing to the joint effect of both sides PN junction, and its equipotential lines is bent upwards, and its equipotential lines illustrates that to upper process the intermediate electric potential of isolated area 3 is higher, easily causes the risk of horizontal puncture.When the lateral separation of isolated area 3 is very large (in about twice body vertically the thickness of N-), the intermediate point on isolated area 3 surfaces almost with GCT anode equipotential, the electric field strength of isolated area 3 surperficial PN junctions is very high, even causes device to puncture in advance (the PN junction border of isolated area 3 both sides is exposed to body surface and does not have the measure of the reduction electric fields such as angle lap) above the electric field strength that chip surface can bear.
The voltage that isolated area 3 surperficial mid points bear to P type base, both sides depends on isolated area 3 width.Equipotential wire shaped from accompanying drawing 8 can be found out: isolated area 3 is wider, and the electromotive force of isolated area 3 surperficial mid points is more near the GCT anode potential.Isolated area 3 width are narrower, and under the squeezing action of longitudinal P N knot, the electromotive force of isolated area 3 surperficial mid points is more near the electromotive force of surface electrode (GCT gate pole and FRD anode).From considering the withstand voltage angle of blocking state, the width of isolated area 3 is the smaller the better.
Consider from the aspect that prevents horizontal break-through.The situation that there is the positive voltage of positive voltage or the relative GCT gate pole of FRD anode in the relative FRD anode of GCT gate pole may appear in RCGCT at work.FRD forward voltage drop when just beginning afterflow may reach 100V even higher, therefore needs to consider the horizontal break-through of isolated area 3.As shown in Figure 10, after the anode of FRD applied a voltage, the P type base 5 of GCT and the PN junction of N-substrate 6 were anti-inclined to one side, and voltage mainly falls on this anti-partially PN junction.When the FRD anode voltage reached certain value, the electric field broadening on isolated area surface was to two p type island regions are communicated with.So the P type base 10 of FRD and the P type base of GCT 5 just can pass through electric current, and break-through occurs, the area that electric field encloses namely is punch through voltage.
A kind of against leading the embodiment of type integrated gate commutated thyristor as shown in Figure 7, specifically comprise: GCT1, FRD2, and the isolated area between GCT1 and the FRD2 3.GCT1 is vertically comprising five main doped regions from top to bottom, is followed successively by the P+ anode region 8 of P type base 5, N-substrate 6, N ' resilient coating 7 and GCT of negative electrode N+ doped region 4, the GCT of GCT.FRD2 is followed successively by the N+ cathodic region 11 of P type base 10, N-substrate 6, N ' resilient coating 7 and the FRD of FRD vertically comprising four main doped regions from top to bottom.N-substrate 6 is the N-substrate that GCT1 and FRD2 share.N ' resilient coating 7 is N ' resilient coating that GCT1 and FRD2 share.The upper surface light dope of isolated area 3 has one deck N ' impurity further to form N ' district, and the doping content of N ' impurity exceeds 1～2 order of magnitude than the doping content of N-substrate 6.
The contrary type GCT that leads of RCGCT() is integrated GCT and FRD in same Silicon Wafer, therefore GCT and FRD need to be isolated.As shown in Figure 7, a side of RCGCT structure of the present invention is GCT1 part (comprising GCT anode, negative electrode and gate pole), and opposite side is FRD2 part (including anode and negative electrode), between then be isolated area 3.Be the cathode pattern schematic diagram of RCGCT as shown in Figure 1.Wherein, the center is the FRD2 part, and the outside is the GCT1 part, between be isolated area 3.GCT1 among the RCGCT and FRD2 are connected that inverse parallel connects, GCT anode and FRD negative electrode short circuit, and isolation mainly refers to the isolation of the P type base 10 of the P type base 5 of GCT and FRD.The present invention realizes corresponding function against leading the type integrated gate commutated thyristor by forming specific P type or N-type dopant profiles and specific device architecture.
The doping content of N ' impurity further is 1 * 10
14～1 * 10
16Cm
-3, the N ' impurity of the surface doping of isolated area 3 is phosphorus.The doping content of N-substrate 6 further is 1 * 10
13Cm
-3The doping content of N ' impurity exceeds 1～2 order of magnitude than the doping content of N-substrate 6.N ' impurity the junction depth of the surface doping of isolated area 3 further is set to 20～50 μ m.
Simultaneously, break-through is different from puncture, and break-through is that the electric field broadening exhausts the intermediate isolating layer fully, thereby produces electric leakage, and electric field maximum does not reach breakdown electric field.The slope of electric field raises with carrier concentration and increases, and therefore from improving the angle of punch through voltage, the isolated area width is the bigger the better, and isolated area surface N-type concentration can suitably improve, and punctures as prerequisite not occuring.Withstand voltage and horizontal break-through under the comprehensive blocking state considers that the width of isolated area 3 should design suitable value.As a kind of better execution mode, shown in accompanying drawing 7 and 8, the isolated area 3 width L between GCT1 and the FRD2 further are set to 10 μ m～100 μ m.
N ' the light dope of the upper surface of isolated area 3 be by way of compensation the layer, mix in the front of GCT cathode side, this light dope can not impact GCT negative electrode and FRD anode.Because the P doping content of carrying out afterwards is higher, will cover this part N ' layer of compensation, this does not carry out P to isolated area 3(and mixes) N-substrate 6 exert an influence, be mainly used in compensating the horizontal proliferation of both sides P impurity, the surface of improving isolated area 3 is laterally withstand voltage.And also carried out a N ' doping in the GCT anode-side, and this is whole device PIN(Positive-Intrisic-Negative, P type-Intrinsical-N type semiconductor) N ' resilient coating 7 of structure.Because the compensating action of N ' impurity, the border of the PN junction of isolated area 3 is moved toward the thruster of P type, and the concentration on surperficial PN junction border is varied to the concentration of slightly high 1～2 order of magnitude from the low concentration of N-substrate 6.Therefore on making, the easier design load that meets in PN junction border, and the device body inner structure do not exerted an influence, so can satisfy the punch through voltage requirement, can not cause again the surface under the GCT blocking state laterally to puncture, guarantee that main knot is withstand voltage.
As shown in Figure 10, after N ' impurity was mixed on the surface, the PN junction border had increased the N-type layer width of isolated area 3 toward the p type island region skew.After the relative GCT gate pole of FRD anode applied positive voltage, the PN junction of the P type base 5 of GCT and the N-type layer of isolated area 3 bore back-pressure, and electric field reaches the P type base 10 rear generation break-through of FRD.The leg-of-mutton area of electric field in the accompanying drawing 10 namely is punch through voltage.The width that increases the N-type layer of isolated area 3 has increased the leg-of-mutton bottom lengths of electric field, and the electric field slope increases with the rising of doping content on the other hand.Therefore the surperficial N-type concentration that is caused by N ' impurity improves the slope of the N-type layer electric field that also will increase isolated area 3.Be presented as in the electric field triangle in accompanying drawing 10 and increased leg-of-mutton height.Comprehensive above two reasons, surface doping one deck N ' impurity will increase punch through voltage greatly.
N ' doping improves the N-type concentration of isolated area 3, the electric field slope in the time of can increasing horizontal break-through, thus increase punch through voltage.Withstand voltage for the main knot that does not affect GCT1, reduce the risk that laterally punctures under the blocking state.As a kind of better execution mode, can also further remove the silicon of the upper surface certain depth of isolated area 3, between the P type base 10 of the negative electrode N+ doped region 4 of the GCT of isolated area 3 upper surfaces and FRD, be formed with isolated groove 9.Be beneficial to the isolation of further GCT1 and FRD2.As shown in figure 11, on the basis of N ' doping, in conjunction with grooving technique, at the upper surface of isolated area 3 isolated groove 9 is set, further reduces the surface field under the blocking state.The grooving degree of depth general control of isolated groove 9 just can make on the isolated area subsurface concentration to descend several times at 8～30 μ m, thereby satisfies the blocking-up requirement.As a kind of more excellent execution mode, the grooving degree of depth of isolated groove 9 is 10～15 μ m.Simultaneously, isolated groove 9 covers the N-type district of whole isolated area 3.Shown in accompanying drawing 7 and 8, the grooving width M of the P type base 5 of GCT and the P type base 10 of FRD is greater than 20 μ m.
GCT1 also further comprises GCT negative electrode, GCT gate pole and GCT anode.FRD2 also further comprises FRD anode and FRD negative electrode.The GCT negative electrode is arranged at negative electrode N+ doped region 4 surfaces of GCT, and the GCT gate pole is arranged at 5 surfaces, P type base of GCT, and the GCT anode is arranged at 8 surfaces, P+ anode region of GCT.The FRD anode is arranged at 10 surfaces, P type base of FRD, and the FRD negative electrode is arranged at 11 surfaces, N+ cathodic region of FRD.GCT1 is connected with the FRD2 inverse parallel, GCT anode and FRD negative electrode short circuit.
Adopt surperficial N ' doping to introduce impurity compensation by isolated area 3, be beneficial to improve punch through voltage.Utilize the compensating action of N ' impurity, so that isolated area PN junction boundary line is in the past internal strain in nearly surface.Under the condition that does not change isolated area P type dopant profiles, increased the effective width of isolated area 3.Simultaneously, the easier control of the width of isolated area 3, convenient design.Because the impurity compensation that N ' doping causes, make the impurity concentration on the PN junction border of isolated area 3 improve one to two magnitude, the variation of surperficial P impurity transverse diffusion distance diminishes on the impact of isolated area width, isolated area more easy to control border, improve the isolated area width surplus is set, reduce the design risk.By introducing the isolation design of N ' doping, be not only applicable to low-power device, also be applicable to high power device, especially for the switching device of dark knot high pressure, such as RCGCT.
Be depicted as a kind of contrary embodiment of leading type integrated gate commutated thyristor manufacture method such as accompanying drawing 12 to accompanying drawing 19, may further comprise the steps:
S100: as shown in Figure 12, at light dope one deck N ' impurity of original N-substrate 6, N ' impurity is phosphorus;
S101: as shown in Figure 13, make the P type base 5 of GCT and the P type base 10 of FRD;
S102: as shown in Figure 14, carry out N ' impurity doping treatment at the another side (one side at GCT anode place) of N-substrate 6, dopant is phosphorus;
S103: as shown in Figure 15, carry out the processing of N+ pre-deposition at GCT negative electrode and FRD negative electrode, dopant is phosphorus;
S105: as shown in Figure 17, carry out N+ propelling, Passivation Treatment at GCT negative electrode and FRD negative electrode;
S106: as shown in Figure 18, carry out the P+ doping treatment at the GCT anode, dopant is boron or aluminium;
S107: as shown in Figure 19, make electrode, finish the contrary type integrated gate commutated thyristor of leading and make.
The N-type impurity and the p type impurity that use in each step include but not limited to type cited in the embodiment, also further comprise other N-type impurity and p type impurity dopant.
Between step S103 and step S105, also further comprise step S104.As shown in Figure 16, step S104 comprises: at the upper surface etching isolated groove 9 of isolated area 3, make the negative electrode N+ doped region 4 of the GCT on the isolated area 3 remove a part.
As preferred embodiment a kind of, further exceed 1～2 order of magnitude than the doping content of N-substrate 6 in the doping content of the lightly doped N ' impurity of upper surface of isolated area 3.
As preferred embodiment a kind of, according to 1 * 10
14～1 * 10
16Cm
-3Doping content the surface of isolated area 3 is carried out the doping treatment of N ' impurity.
As preferred embodiment a kind of, according to 1 * 10
13Cm
-3Doping content N-substrate 6 is carried out doping treatment.
As preferred embodiment a kind of, be 20～50 μ m at the N ' impurity junction depth of the surface doping of isolated area 3.
As preferred embodiment a kind of, be the isolated groove 9 of 8～30 μ m in the upper surface etching grooving degree of depth of isolated area 3.
As a kind of execution mode that is more preferably, be the isolated groove 9 of 10～15 μ m in the upper surface etching grooving degree of depth of isolated area 3.
As preferred embodiment a kind of, isolated groove 9 covers the N-type district of whole isolated area 3.The grooving width M of the P type base 5 of GCT and the P type base 10 of FRD is greater than 20 μ m.
As preferred embodiment a kind of, the isolated area 3 width L between GCT1 and the FRD2 further are set to 10～100 μ m.
As preferred embodiment a kind of, the process of the P type base 10 of the P type base 5 of making GCT and FRD further comprises the doping of two steps in step S101, namely carries out first the doping of boron impurity, then carries out the doping of aluminium impurity.
The process of making electrode in step S107 further comprises: make the GCT negative electrode on the negative electrode N+ of GCT doped region 4 surfaces, 5 surfaces make the GCT gate pole in the P of GCT type base, 8 surfaces, P+ anode region at GCT make the GCT anode, 10 surfaces make the FRD anode in the P of FRD type base, make the FRD negative electrode on 11 surfaces, N+ cathodic region of FRD.
A N ' the doping that the present invention only increases because this is doped to whole doping, therefore need not to increase photoetching or other technique, on the basis that does not increase process complexity, can greatly improve isolation effect.Remove a part by the isolated groove 9 grooving technical processs superficial layer that surperficial N ' concentration is higher, do not affect original vertically withstand voltage, eliminated the slightly high surface concentration of isolated area 3 device has been blocked withstand voltage impact, and without detriment to other characteristic of device, technique simple possible.
Comparison by simulation result, emulation Electric Field Distribution and horizontal break-through (the FRD cathode junction malleation under the contrary GCT anode voltage 4500V that leads the type integrated gate commutated thyristor of four kinds of different structures, GCT gate pole ground connection, the GCT anode is unsettled) i-v curve.As shown in table 1 below, when being 50 μ m for the design width of isolated area 3, have or not N ' to compensate and the Contrast on effect situation when having or not grooving.
Table 1 has or not N ' to compensate and the Contrast on effect (when the design width of isolated area 3 is 50 μ m) when having or not grooving
The P district CONCENTRATION DISTRIBUTION of the P base concentration of N-substrate concentration, GCT and FRD is in full accord in four kinds of structures of emulation, and the grooving degree of depth all is 12 μ m, isolated area face width 50 μ m.
, can see increasing the width that N ' doping can increase isolated area 3 to being the contrary horizontal break-through curves of leading the type integrated gate commutated thyristor of four kinds of different structures shown in the accompanying drawing 23 such as accompanying drawing 20, punch through voltage is improved greatly.As shown in table 2 below is the horizontal punch through voltage comparable situation of four kinds of structures.
The horizontal punch through voltage of four kinds of structures of table 2 relatively
| Isolation region structure | Punch through voltage | Remarks |
| There is not N ' doping, not grooving | 37V | Inadvisable |
| There is not N ' doping, grooving | 40V | Inadvisable |
| N ' doping is arranged, not grooving | 185V | ? |
| N ' doping is arranged, grooving | 178V | ? |
Consider the withstand voltage and horizontal break-through ability under the blocking state, best results be to carry out the scheme that surperficial N ' mixes and carries out isolated groove 9 groovings, secondly be N ' doping to be arranged, the scheme of not carrying out isolated groove 9 groovings.
It should be noted that: here for the convenient relatively difference of four kinds of structures, and the face width of isolated area 3 is arranged to 50 μ m.Under this condition, do not carry out N ' doping, but the punch through voltage of digging original isolation technology of isolated groove 9 only has 40V, can not satisfy the high power device instructions for use.
The above only is preferred embodiment of the present invention, is not the present invention is done any pro forma restriction.Although the present invention discloses as above with preferred embodiment, yet is not to limit the present invention.Any those of ordinary skill in the art, do not breaking away from the technical solution of the present invention scope situation, all can utilize method and the technology contents of above-mentioned announcement that technical solution of the present invention is made many possible changes and modification, or be revised as the equivalent embodiment of equivalent variations.Therefore, every content that does not break away from technical solution of the present invention, any simple modification of above embodiment being done according to technical spirit of the present invention, be equal to replacements, equivalence changes and modify, all still belong in the scope that technical solution of the present invention protects.
Claims (12)
1. contrary lead the type integrated gate commutated thyristor for one kind, it is characterized in that, comprising: GCT(1), FRD(2), and GCT(1) and FRD(2) between isolated area (3); GCT(1) in the P+ anode region (8) of P type base (5), N-substrate (6), N ' resilient coating (7) and the GCT of the negative electrode N+ doped region (4) that vertically comprises successively GCT from top to bottom, GCT; FRD(2) in the N+ cathodic region (11) that vertically comprises successively P type base (10), N-substrate (6), N ' resilient coating (7) and the FRD of FRD from top to bottom; N-substrate (6) is GCT(1) and FRD(2) shared N-substrate; N ' resilient coating (7) is GCT(1) and FRD(2) shared N ' resilient coating; The upper surface light dope of isolated area (3) has one deck N ' impurity, and the doping content of N ' impurity exceeds 1～2 order of magnitude than the doping content of N-substrate (6).
2. according to claim 1 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the upper surface of described isolated area (3) is removed the silicon of certain depth, is formed with isolated groove (9) between the P type base (10) of the negative electrode N+ doped region (4) of the GCT of isolated area (3) upper surface and FRD.
3. according to claim 1 and 2 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the doping content of described N ' impurity is 1 * 10
14～1 * 10
16Cm
-3
4. according to claim 3 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the doping content of described N-substrate (6) is 1 * 10
13Cm
-3
5. according to claim 1, arbitrary claim is described in 2,4 a kind ofly contraryly leads the type integrated gate commutated thyristor, it is characterized in that: the N ' impurity junction depth of the surface doping of described isolated area (3) is 20～50 μ m.
6. according to claim 5 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the N ' impurity of described isolated area (3) surface doping is phosphorus.
7. according to claim 2, arbitrary claim is described in 4,6 a kind ofly contraryly leads the type integrated gate commutated thyristor, it is characterized in that: the grooving degree of depth of described isolated groove (9) is 8～30 μ m.
8. according to claim 7 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the grooving degree of depth of described isolated groove (9) is 10～15 μ m.
9. according to claim 2, arbitrary claim is described in 4,6,8 a kind ofly contraryly leads the type integrated gate commutated thyristor, it is characterized in that: described isolated groove (9) covers the N-type district of whole isolated area (3).
10. according to claim 9 a kind of against leading the type integrated gate commutated thyristor, it is characterized in that: the grooving width of the P type base (5) of described GCT and the P type base (10) of FRD is greater than 20 μ m.
11. according to claim 2, arbitrary claim is described in 4,6,8,10 a kind ofly contraryly leads the type integrated gate commutated thyristor, it is characterized in that: described GCT(1) and the isolated area FRD(2) (3) width be set to 10 μ m～100 μ m.
12. according to claim 2, the described a kind of contrary type integrated gate commutated thyristor of leading of arbitrary claim in 4,6,8,10, it is characterized in that: described GCT(1) also comprise GCT negative electrode, GCT gate pole and GCT anode, described FRD(2) also comprise FRD anode and FRD negative electrode; The GCT negative electrode is arranged at negative electrode N+ doped region (4) surface of GCT, and the GCT gate pole is arranged at the surface, P type base (5) of GCT, and the GCT anode is arranged at the surface, P+ anode region (8) of GCT; The FRD anode is arranged at the surface, P type base (10) of FRD, and the FRD negative electrode is arranged at the surface, N+ cathodic region (11) of FRD; Described GCT(1) with FRD(2) inverse parallel is connected described GCT anode and FRD negative electrode short circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210524325.0A CN102969315B (en) | 2012-12-07 | 2012-12-07 | A kind of inverse conductivity type integrated gate commutated thyristor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210524325.0A CN102969315B (en) | 2012-12-07 | 2012-12-07 | A kind of inverse conductivity type integrated gate commutated thyristor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102969315A true CN102969315A (en) | 2013-03-13 |
| CN102969315B CN102969315B (en) | 2015-08-05 |
Family
ID=47799356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210524325.0A Active CN102969315B (en) | 2012-12-07 | 2012-12-07 | A kind of inverse conductivity type integrated gate commutated thyristor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102969315B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111524798A (en) * | 2020-04-03 | 2020-08-11 | 电子科技大学 | Preparation method of deep-groove transverse pressure-resistant region with longitudinal linear variable doping |
| CN111933686A (en) * | 2020-06-29 | 2020-11-13 | 株洲中车时代半导体有限公司 | Power semiconductor device and manufacturing method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101132001A (en) * | 2007-10-12 | 2008-02-27 | 株洲南车时代电气股份有限公司 | Integrated gate commutated thyristor and method of manufacturing the same |
| CN101132000A (en) * | 2007-10-12 | 2008-02-27 | 株洲南车时代电气股份有限公司 | Integrated gate commutated thyristor and method of manufacturing the same |
| CN101853878A (en) * | 2010-06-03 | 2010-10-06 | 西安理工大学 | Combined PNP-trench isolation RC-GCT component and preparation method thereof |
| US20110108941A1 (en) * | 2009-11-09 | 2011-05-12 | Abb Technology Ag | Fast recovery diode |
-
2012
- 2012-12-07 CN CN201210524325.0A patent/CN102969315B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101132001A (en) * | 2007-10-12 | 2008-02-27 | 株洲南车时代电气股份有限公司 | Integrated gate commutated thyristor and method of manufacturing the same |
| CN101132000A (en) * | 2007-10-12 | 2008-02-27 | 株洲南车时代电气股份有限公司 | Integrated gate commutated thyristor and method of manufacturing the same |
| US20110108941A1 (en) * | 2009-11-09 | 2011-05-12 | Abb Technology Ag | Fast recovery diode |
| CN101853878A (en) * | 2010-06-03 | 2010-10-06 | 西安理工大学 | Combined PNP-trench isolation RC-GCT component and preparation method thereof |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111524798A (en) * | 2020-04-03 | 2020-08-11 | 电子科技大学 | Preparation method of deep-groove transverse pressure-resistant region with longitudinal linear variable doping |
| CN111524798B (en) * | 2020-04-03 | 2022-05-03 | 电子科技大学 | Preparation method of deep-groove transverse pressure-resistant region with longitudinal linear variable doping |
| CN111933686A (en) * | 2020-06-29 | 2020-11-13 | 株洲中车时代半导体有限公司 | Power semiconductor device and manufacturing method thereof |
| CN111933686B (en) * | 2020-06-29 | 2022-06-24 | 株洲中车时代半导体有限公司 | Power semiconductor device and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102969315B (en) | 2015-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102969245B (en) | A kind of inverse conductivity type integrated gate commutated thyristor manufacture method | |
| CN104465379B (en) | Semiconductor devices and forming method | |
| CN107799587A (en) | A kind of reverse blocking IGBT and its manufacture method | |
| CN103887331B (en) | VLD terminal of high pressure IGBT device and preparation method thereof | |
| CN109166922B (en) | Groove type super-junction power terminal structure and preparation method thereof | |
| CN102376762B (en) | Super junction LDMOS(Laterally Diffused Metal Oxide Semiconductor) device and manufacturing method thereof | |
| CN103219364A (en) | Semiconductor device and method for manufacturing the same | |
| CN109585529A (en) | Semiconductor device and its manufacturing method | |
| CN104704636B (en) | Esd protection circuit with the isolated SCR for negative electricity press operation | |
| KR20130062317A (en) | Semiconductor device and method of manufacturing the same | |
| CN109119460A (en) | A kind of terminal structure of super-junction power device and preparation method thereof | |
| CN106601731B (en) | Semiconductor structure with ESD protection structure and manufacturing method thereof | |
| KR20160065326A (en) | Power semiconductor device and method of fabricating the same | |
| CN110459539A (en) | The shield grid groove MOSFET and manufacturing method of integrated ESD protection | |
| CN102097479A (en) | Low-voltage buried channel VDMOS (vertical double-diffused metal oxide semiconductor) device | |
| CN104952910A (en) | Terminal structure of super-junction semiconductor device and manufacturing method thereof | |
| CN102867849A (en) | Fast recovery diode and manufacturing method thereof | |
| CN108074963A (en) | Superjunction devices and its manufacturing method | |
| CN107403830A (en) | Semiconductor devices and its manufacture | |
| CN108110057B (en) | Super junction metal oxide field effect transistor | |
| CN108091683B (en) | Super junction structure of semiconductor power device and manufacturing method thereof | |
| CN102969315B (en) | A kind of inverse conductivity type integrated gate commutated thyristor | |
| CN104638021A (en) | Lateral current regulative diode and manufacturing method thereof | |
| CN104617094A (en) | Double-end ESD (Electronic Static Discharge) integrated protective device with wide range, high current and high maintaining current and manufacturing method thereof | |
| CN104517853A (en) | Super-junction semiconductor device manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: The age of 412001 in Hunan Province, Zhuzhou Shifeng District Road No. 169 Patentee after: ZHUZHOU CRRC TIMES ELECTRIC Co.,Ltd. Address before: 412001 Hunan Province, Zhuzhou Shifeng District Tian Xin era Road No. 169 Patentee before: ZHUZHOU CSR TIMES ELECTRIC Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20201022 Address after: 412001 Room 309, floor 3, semiconductor third line office building, Tianxin hi tech park, Shifeng District, Zhuzhou City, Hunan Province Patentee after: Zhuzhou CRRC times Semiconductor Co.,Ltd. Address before: The age of 412001 in Hunan Province, Zhuzhou Shifeng District Road No. 169 Patentee before: ZHUZHOU CRRC TIMES ELECTRIC Co.,Ltd. |
|
| TR01 | Transfer of patent right |