CN102930101B - Computing method for meal gate surface appearance - Google Patents

Computing method for meal gate surface appearance Download PDF

Info

Publication number
CN102930101B
CN102930101B CN201210431544.4A CN201210431544A CN102930101B CN 102930101 B CN102930101 B CN 102930101B CN 201210431544 A CN201210431544 A CN 201210431544A CN 102930101 B CN102930101 B CN 102930101B
Authority
CN
China
Prior art keywords
surface appearance
information
gate surface
meal
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210431544.4A
Other languages
Chinese (zh)
Other versions
CN102930101A (en
Inventor
马天宇
陈岚
杨飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201210431544.4A priority Critical patent/CN102930101B/en
Publication of CN102930101A publication Critical patent/CN102930101A/en
Application granted granted Critical
Publication of CN102930101B publication Critical patent/CN102930101B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention discloses a computing method for metal gate surface appearance and belongs to the technical field of integrated circuit manufacturing and electronic design automation. The method includes acquiring map information and measure parameter information of the metal gate surface appearance, then establishing a parameter prediction model of the metal gate surface appearance, and performing a prediction for the surface appearance on the back of a designed metal gate structure corrugated metal pipe (CMP) in a chip design process through the prediction model to obtain dish-shaped appearance of the metal gate and erosion appearance of dielectrics among metal gates. Accordingly, area which is probable to generate problems after the CMP processing step in the design can be found out, the area is provided for designers to improve, the corresponding problems occurring in the manufacturing process are avoided, and thereby the yield of products is improved.

Description

A kind of computing method of meal gate surface appearance
Technical field
The present invention relates to IC manufacturing and EDA Technique field, particularly a kind of computing method of meal gate surface appearance.
Background technology
Along with integrated circuit fabrication process node enters 32nm and following, traditional CMOS(ComplementaryMetal Oxide Semiconductor) device size reduce Technology Ways face technical bottleneck: on the one hand, ever-reduced gate oxide thickness causes increasing leakage current, add device power consumption, reduce device performance and reliability; On the other hand, gate oxide thickness also close to the limit, only the gate oxide of which floor silicon atom thickness remaining face continue thinning just without silicon can condition.In order to ensure that performance is improved while device dimensions shrink, guarantee that electricity leakage power dissipation within the acceptable range, the new device structure of high k/ metal gate (high k/metalgate) arises at the historic moment simultaneously.
In high k/ metal gate process, usually need twice chemically mechanical polishing (chemical mechanicalpolishing, hereinafter referred to as CMP) processing step.Be ground floor dielectric (ILD0) CMP together, for removing the oxide above grid, for redundancy polysilicon gate etching step is below prepared; Another road is metal gate CMP, carries out, remove unnecessary metal after the deposits such as electrode metal (as Al), simultaneously for follow-up processing step provides a smooth surface.The result of metal gate CMP step has great impact to subsequent technique, excessive polishing can cause damaging source and drain areas during contact etching, and directional polish can cause the short circuit between device, integrated circuit (IC) chip both can be made to work, affect chip yield.
Meanwhile, in the metal gate CMP step of high k/ metal gate device structure, different grid length, grid width and the spacing between grid and grid all can affect the surface topography after CMP, produce the defects such as metal dish and erosion medium resistance simultaneously.In addition, in the integrated circuit (IC) design of complexity, although limited strict design rule, but the geometric parameter of grid still can change in certain scope, thus the surface topography of silicon chip after affecting CMP in the fabrication process, make there is different height at the diverse location of chip, as photoetching, etching etc., harmful effect is caused to subsequent process steps thus affects chip yield.
Summary of the invention
Embodiments provide a kind of computing method of meal gate surface appearance, can predict the surface topography after designed metal-gate structures CMP in chip design process, and for correct may be shifted to an earlier date by produced problem, effectively can improve chip yield.
Embodiments provide a kind of computing method of meal gate surface appearance, comprising: the structural parameters information obtaining described meal gate surface appearance; According to described structural parameters information, obtain the layout information of described meal gate surface appearance; Obtain the measurement parameter information of described meal gate surface appearance; According to described layout information and described measurement parameter information, set up meal gate surface appearance parametric prediction model; The surface topography parameters of described meal gate surface appearance after cmp is calculated according to described forecast model.
Further, described method also comprises: the structural parameters information of the described meal gate surface appearance of described acquisition, comprising: obtain the grid length of described metal gate, the various combination between grid width and grid spacing.
Further, described method also comprises: the measurement parameter information of the described meal gate surface appearance of described acquisition, comprising: obtain the dish-shaped information of described metal gate, erosion medium resistance information and/or dielectric thickness information.
Further, described method also comprises: describedly set up meal gate surface appearance parametric prediction model, comprising: set up the pressure-plotting model of meal gate surface appearance, material removing rate model and/or model of fit.
Further, described method also comprises: the described model of fit setting up metal gate surface appearance, comprising:
According to described layout information and described measurement parameter information, obtain matching information; Wherein, described matching information is adopt the analogue value and the minimum factor value of actual measured value root mean square.
Further, described method also comprises: the measurement parameter information of the described meal gate surface appearance of described acquisition, comprising:
Measured by afm scan and/or scanning electron microscope section measuring method obtain described measurement parameter information.
The embodiment of the present invention is by obtaining layout information and the measurement parameter information of meal gate surface appearance, and then set up meal gate surface appearance parametric prediction model, can be predicted the surface topography after designed metal-gate structures CMP in chip design process by forecast model, and for shifting to an earlier date correct by produced problem, thus chip yield can be improve.
Accompanying drawing explanation
Fig. 1 is the process flow diagram of the computing method of a kind of meal gate surface appearance in the embodiment of the present invention;
Fig. 2 is a kind of meal gate surface appearance structural parameters schematic diagram in the embodiment of the present invention.
Embodiment
The embodiment of the present invention is by obtaining layout information and the measurement parameter information of meal gate surface appearance, and then set up meal gate surface appearance parametric prediction model, can be predicted the surface topography after designed metal-gate structures CMP in chip design process by forecast model, obtain the erosion topography of medium between the dish-shaped pattern of metal gate and metal gate grid, thus the region that may go wrong after CMP step in design can be found out, the regions such as value as dish-shaped in metal gate is excessive, be supplied to deviser to be improved, thus avoid and occur corresponding problem in the fabrication process, thus improve the yield of product.
As shown in Figure 1, embodiments provide a kind of computing method of meal gate surface appearance, described method specifically comprises:
Step 110: the structural parameters information obtaining described meal gate surface appearance,
Step 120: according to described structural parameters information, obtain the layout information of described meal gate surface appearance;
Step 130: the measurement parameter information obtaining described meal gate surface appearance;
Step 140: according to described layout information and described measurement parameter information, set up meal gate surface appearance parametric prediction model.
Wherein, the structural parameters information that step 110 obtains described meal gate surface appearance is specially: obtain concrete structural parameters information according to meal gate surface appearance, specifically comprise: metal gate grid are long, the structural parameters information such as metal gate grid width and metal distance between gates, specifically, described structural parameters information can be the combination of metal gate grid length and grid width, also can be the combination of metal gate grid length and grid spacing, it can also be the combination of metal gate grid width and grid spacing, further, described structural parameters information can also be that metal gate grid are long, grid width, the parameter information that these structural parameters of grid spacing are derived, such as density, tolerance etc.
Wherein, step 120, according to described structural parameters information, obtains the layout information of described meal gate surface appearance.Wherein, the rule obtaining the layout information of described meal gate surface appearance can be for: the scope of design of layout information is contained allowed whole region by (1); (2) in whole region, select appropriate point, wherein appropriate point can adopt logical point selective rule for grid width, grid length and grid spacing.For grid width, if the allowed band of grid width is 0.04um ~ 5um in design rule, then 0.04um can be chosen, 0.06um, 0.08um, 0.1um, 0.15um, 0.2um, 0.35um, 0.5um, 0.8um, 1.0um, 1,5um, 2um, 2,5um, 3um, 3,5um, 4um, 5um etc. series of points.(3) ensure that layout information is comparatively even in gamut, that is, the selection of layout information will cover fine line region and wide line region; Or long line region and short-term region; Or wide-space region and thin space region.(4) selected point quantity and the expansion of resolution chart quantity, the cost of flow is balanced and relation between time needed for measuring, namely compromised between development time and model accuracy and chosen, and then selected the array mode of metal gate grid length, grid width, grid spacing point.In sum, according to described structural parameters information, the layout information obtaining described meal gate surface appearance needs to consider above-mentioned rule, and certain the application does not limit and adopts above-mentioned rule simultaneously, can selectivity choose according to actual needs.Lift the acquisition that an example illustrates layout information below, table 1 lists each parameter combinations example in resolution chart, and Fig. 2 lists the layout information of this resolution chart., it should be noted that and do not represent the situation that the combination shown in table 1 and Fig. 2 is only possible and only have these situations, also may comprise the layout information of other parameter, parameter combinations or resolution chart.
Table 1: each parameter combinations example in resolution chart
Grid width (um) Grid long (um) Grid spacing (um)
#1 0.03 0.05 0.03
#2 0.08 0.20 0.05
#3 0.20 0.50 0.20
#4 1.00 2.00 0.80 … … … …
The measurement parameter information that the step 130 of the embodiment of the present invention obtains described meal gate surface appearance is carried out after test layout drawing, generally speaking, flow technique is carried out after test domain is completed, in flow after corresponding steps completes, survey instrument can be adopted to carry out measurements acquisition measurement parameter information to the surface topography of domain.Specifically, measurement parameter information comprises metal gate dish information, erosion medium resistance information and/or dielectric thickness information etc., measuring method is mainly through atomic force microscope (Atomic ForceMicroscope, hereinafter referred to as AFM) scanning survey and/or scanning electron microscope (scanning electronmicroscope, hereinafter referred to as SEM) measuring method of cutting into slices obtain measurement parameter information.Wherein, AFM scanning can obtain the relative pattern of chip surface, and SEM can obtain the absolute thickness of chip appointed area; Also directly can be obtained the erosion medium resistance amount in the metal gate dish amount of each structure, each structure by AFM, obtain the dielectric thickness without graphics field by SEM; Meanwhile, SEM all can also be adopted to measure metal gate thickness in each structure and dielectric thickness and the dielectric thickness without graphics field, then calculate amount in need according to the definition of metal dish and erosion medium resistance; In addition, again can by measure other height or thickness value in order to calculate.
After acquisition layout information and measurement parameter information, enter step 140 according to described layout information and described measurement parameter information, set up meal gate surface appearance parametric prediction model.Wherein, the foundation of forecast model is based on certain physical principle, and the parametric prediction model adopted comprises pressure-plotting model, material removing rate model and/or model of fit.Specifically, according to described layout information and described measurement parameter information, the flow process setting up meal gate surface appearance parametric prediction model is as follows:
Step 1401: based on the physical chemical mechanism of CMP, determines adopted forecast model formula.Forecast model comprises pressure-plotting model, material removing rate model and/or model of fit.Further, pressure-plotting model can be the bench height model (also can be described as step height model) of pressure distribution, and concrete formula is:
P up = P ρ
P down=0,for h≥hc
P up = P + E D ( 1 - ρ ) h
P down = P - E D ρh , for h≤hc
Wherein, P upthe pressure of elevated regions; P downthe pressure of sunk area; h cbe height threshold, the difference of elevated regions and sunk area height is greater than h ctime sunk area be not stressed; ρ is the ratio of elevated regions in whole region, or claims density; E is elastic modulus; D is the height of grinding pad rough peak when not stressing.
Material removal model can be Preston model, and concrete formula is:
RR=K pPV;
Wherein RR is material removing rate, K pbe that Preston constant is relevant to technique, P is pressure, and V is relative velocity.
Chip surface morphology is characterized according to forecast model formula.According to the forecast model formula adopted in previous step, the description surface pattern variablees such as metal dish and erosion medium resistance are expressed as the function of domain structure and other technique correlation factors in this step.As adopted pressure distribution formula above, the concrete formula of the metal obtained dish and erosion medium resistance is:
Metal dish amount D mfollowing calculating formula can be adopted to calculate:
D M=D ss(1-e -t/τ)
Erosion medium resistance amount E oXfollowing calculating formula can be adopted to calculate:
E OX=Y 1t+Y 2D ss(e -t/τ-1)
Wherein,
Y 1 = r M r OX r M ( 1 - ρ ) + r OX ρ ,
Y 2 = r OX ρ r M ( 1 - ρ ) + r OX ρ ,
τ = d max ( 1 - ρ ) r M ( 1 - ρ ) + r OX ρ ,
D SS = d max ( r M - r OX ) ( 1 - ρ ) r M ( 1 - ρ ) + r OX ρ ,
d max=A×(W eff) α×(S eff) β
Wherein, t is the CMP process processing time, r mfor metal gate metal removal rate, r oxfor dielectric layer clearance, ρ is metal gate density, W efffor equivalent metal grid width, S efffor equivalent metal grid spacing, d maxfor the maximum dish amount of metal gate metal, A, α, β are fitting parameter.
Wherein,
W eff = Σ i W i p i Σ i W i
S eff = W eff ( 1 - ρ ) ρ
W ifor metal grid width, p ifor weight factor.
Step 1402: the actual metal dish that the morphology characterization formula in integrating step 1401 and measurement obtain and erosion medium resistance value, the fitting parameter in formula is obtained by approximating method, wherein matching information for adopting the analogue value and the minimum factor value of actual measured value root mean square, namely can obtain the fitting parameters such as A, α, β by approximating method.
After establishing meal gate surface appearance parametric prediction model, enter step 150 and calculate the surface topography parameters of described meal gate surface appearance after cmp according to described forecast model.Specifically, after the model obtaining description surface pattern and domain structure relation under special process, as determined r in model of fit m, r oxetc. technique related coefficient, for specific domain structure, only need input as layout informations such as grid length, grid width and grid spacing, as the density metal ρ in model of fit, equivalent metal grid width W eff, equivalent metal grid interval S effthe surface topography after specific domain structure CMP is obtained as information such as metal gate dish and erosion medium resistance Deng namely measurable.
Utilize the forecast model that the embodiment of the present invention is set up, can predict the surface topography after designed metal-gate structures CMP in chip design process, obtain the information such as corresponding metal gate dish, erosion medium resistance, thus the region that may go wrong is found in the design phase, correct in advance, avoid corresponding problem to occur in the fabrication process, thus improve product yield, accelerate time to market (TTM) and reduce cost.And a modeling process only being needed for identical technique, can to predict the different designs based on this technique and without the need to repeating modeling.
Above-described concrete implementation step; explanation has to a certain degree been carried out to object of the present invention, technical scheme and beneficial effect; be understood that; the above method is not limited in the present invention; within the spirit and principles in the present invention all; any amendment of making, equivalent replacement or improvement etc., all should be included within protection scope of the present invention.

Claims (2)

1. computing method for meal gate surface appearance, is characterized in that:
Obtain the structural parameters information of described meal gate surface appearance;
According to described structural parameters information, obtain the layout information of described meal gate surface appearance;
Obtain the measurement parameter information of described meal gate surface appearance;
According to described layout information and described measurement parameter information, set up meal gate surface appearance parametric prediction model;
The surface topography parameters of described meal gate surface appearance after cmp is calculated according to described forecast model;
Wherein, the structural parameters information of the described meal gate surface appearance of described acquisition, comprising: obtain the grid length of described metal gate, the various combination between grid width and grid spacing;
Wherein, the measurement parameter information of the described meal gate surface appearance of described acquisition, comprising: obtain the dish-shaped information of described metal gate, erosion medium resistance information and/or dielectric thickness information;
Wherein, describedly set up meal gate surface appearance parametric prediction model, comprising: set up the pressure-plotting model of meal gate surface appearance, material removing rate model and/or model of fit;
Wherein, the described model of fit setting up metal gate surface appearance, comprising:
According to described layout information and described measurement parameter information, obtain matching information; Wherein, described matching information is adopt the analogue value and the minimum factor value of actual measured value root mean square.
2. computing method as claimed in claim 1, it is characterized in that, the measurement parameter information of the described meal gate surface appearance of described acquisition, comprising:
Measured by afm scan and/or scanning electron microscope section measuring method obtain described measurement parameter information.
CN201210431544.4A 2012-11-01 2012-11-01 Computing method for meal gate surface appearance Active CN102930101B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210431544.4A CN102930101B (en) 2012-11-01 2012-11-01 Computing method for meal gate surface appearance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210431544.4A CN102930101B (en) 2012-11-01 2012-11-01 Computing method for meal gate surface appearance

Publications (2)

Publication Number Publication Date
CN102930101A CN102930101A (en) 2013-02-13
CN102930101B true CN102930101B (en) 2015-05-20

Family

ID=47644898

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210431544.4A Active CN102930101B (en) 2012-11-01 2012-11-01 Computing method for meal gate surface appearance

Country Status (1)

Country Link
CN (1) CN102930101B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108508518A (en) * 2018-04-11 2018-09-07 青岛海信宽带多媒体技术有限公司 The method for determining grating buried layer technological parameter
CN110323147A (en) * 2018-03-28 2019-10-11 中国科学院微电子研究所 A kind of CMP rear surface morphology prediction method and device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107153718B (en) * 2016-03-02 2020-11-24 中国科学院微电子研究所 Method and system for simulating surface topography of high-k metal gate
CN107195561B (en) * 2016-03-14 2019-09-10 中国科学院微电子研究所 A kind of chemical mechanical grinding defect inspection method
CN106334993A (en) * 2016-10-24 2017-01-18 上海华力微电子有限公司 Simulating device for chemical machine grinding technology
CN113314430B (en) * 2021-01-05 2024-04-16 长江存储科技有限责任公司 Monitoring method and monitoring system in CMP (chemical mechanical polishing) process

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101707189A (en) * 2008-08-06 2010-05-12 东京毅力科创株式会社 using multi-layer/multi-input/multi-output (mlmimo) models for metal-gate structures
CN102114609A (en) * 2009-12-31 2011-07-06 中国科学院微电子研究所 Experimental method for chemical mechanical polishing technology modeling
CN102117802A (en) * 2009-12-31 2011-07-06 中国科学院微电子研究所 Integrated circuit layout structure modeled by applying chemical-mechanical lapping process

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10065380B4 (en) * 2000-12-27 2006-05-18 Infineon Technologies Ag Method for characterizing and simulating a chemical-mechanical polishing process
DE60333688D1 (en) * 2003-12-19 2010-09-16 Ibm DIFFERENTIAL METROLOGY FOR CRITICAL DIMENSIONS AND OVERLAYAGE

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101707189A (en) * 2008-08-06 2010-05-12 东京毅力科创株式会社 using multi-layer/multi-input/multi-output (mlmimo) models for metal-gate structures
CN102114609A (en) * 2009-12-31 2011-07-06 中国科学院微电子研究所 Experimental method for chemical mechanical polishing technology modeling
CN102117802A (en) * 2009-12-31 2011-07-06 中国科学院微电子研究所 Integrated circuit layout structure modeled by applying chemical-mechanical lapping process

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110323147A (en) * 2018-03-28 2019-10-11 中国科学院微电子研究所 A kind of CMP rear surface morphology prediction method and device
CN110323147B (en) * 2018-03-28 2021-07-27 中国科学院微电子研究所 Method and device for predicting surface topography after CMP
CN108508518A (en) * 2018-04-11 2018-09-07 青岛海信宽带多媒体技术有限公司 The method for determining grating buried layer technological parameter
CN108508518B (en) * 2018-04-11 2021-06-01 青岛海信宽带多媒体技术有限公司 Method for determining technological parameters of grating buried layer

Also Published As

Publication number Publication date
CN102930101A (en) 2013-02-13

Similar Documents

Publication Publication Date Title
CN102930101B (en) Computing method for meal gate surface appearance
US9354526B2 (en) Overlay and semiconductor process control using a wafer geometry metric
CN103226627A (en) Simulation method and device for chip surface morphology
US9177370B2 (en) Systems and methods of advanced site-based nanotopography for wafer surface metrology
CN102522354B (en) Method and device for extracting square resistances of interconnection lines
CN102427046B (en) Electro-chemical deposition result determination method
CN101246831A (en) System and method for film stress and curvature gradient mapping for screening problematic wafers
CN102097286B (en) Method for monitoring step profiler in measuring accuracy of chip groove depth
CN103366071B (en) A kind of chemically mechanical polishing analogy method
CN110265315B (en) Method for accurately testing equivalent thickness of gate oxide layer
CN106997401B (en) Method for extracting chip layout features, CMP simulation method and system
Chen et al. An Oxide Chemical Mechanical Planarization Model for HKMG Structures
Boning et al. Nanotopography issues in shallow trench isolation CMP
CN102117802A (en) Integrated circuit layout structure modeled by applying chemical-mechanical lapping process
CN103605844B (en) The acquisition methods of a kind of CMP calculation of pressure distribution method and grinding clearance
CN103824802B (en) The forming method of semiconductor structure
US7153728B2 (en) Estimation of remaining film thickness distribution, correction of patterning and insulation film removing masks with remaining film thickness distribution, and production of semiconductor device with corrected patterning and insulation film removing masks
CN108228943B (en) CMP (chemical mechanical polishing) process modeling method of FinFET (Fin field effect transistor) device
CN103904000B (en) The method using electric capacity contrast test structure detection polysilicon bottom bridging defect
Hui et al. Hotspot detection and design recommendation using silicon calibrated CMP model
Ma et al. Study of optimal dummy fill modes in chemical–mechanical polishing process
CN108063098B (en) Simulation detection method for top smoothness of active region
CN106252347B (en) The production method of mask plate graphic structure and semiconductor chip
CN109711006A (en) A kind of redundant pattern adding method
JP3933619B2 (en) Method for determining remaining film thickness in polishing process and method for manufacturing semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant