CN102662802A - Full-system power failure recovery method and equipment based on nonvolatile memory - Google Patents
Full-system power failure recovery method and equipment based on nonvolatile memory Download PDFInfo
- Publication number
- CN102662802A CN102662802A CN2012101391836A CN201210139183A CN102662802A CN 102662802 A CN102662802 A CN 102662802A CN 2012101391836 A CN2012101391836 A CN 2012101391836A CN 201210139183 A CN201210139183 A CN 201210139183A CN 102662802 A CN102662802 A CN 102662802A
- Authority
- CN
- China
- Prior art keywords
- power supply
- data
- main memory
- flash memory
- system power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Power Sources (AREA)
Abstract
The invention discloses a full-system power failure recovery method and full-system power failure recovery equipment based on a nonvolatile memory. At the moment when a system is powered off, a system power state monitoring module determines that a system power supply is lost, informs a system central processing unit (CPU) of writing data in a cache into a system main memory and writes a state of a register of the system CPU into the system main memory through a system data direction register (DDR); a combined controller cuts off a power channel between the system main memory and a main board, and power is supplied by a large-capacity capacitor group; the combined controller stores the data in the system main memory into a flash module combination; and after the data is completely stored, the data state in the flash combination is marked to be effective. At the moment when the system power supply is cut off, information in the CPU and the memory are stored into the nonvolatile memory; and after the system power supply is recovered, the information stored in the nonvolatile memory is quickly recovered to the DDR of the system main memory, so that the system is recovered to the state before power failure.
Description
Technical field
The present invention relates to the power-off protection technology of computing machine, more particularly, relate to a kind of based on the total system power interruption recovering method of Nonvolatile memory and relevant equipment.
Background technology
Along with cloud computing (Cloud Computing) and " big data " application scale of (Big Data), the continuous development of the degree of depth, in-memory operation (terminate-and-stay-resident operation) for calculate, the Performance And Reliability requirement of storage and network system is increasingly high.The quantity of information exponentially trend growth of face; Deepen constantly for existing information analysis permissible accuracy and range, traditional operational pattern that need between internal memory and external hard disk storage system, carry out frequent Data transmission is having a strong impact on the response speed and corresponding user experience of system.Because the time delay of data, and the time delay between CPU and the external internal memory was at Millisecond in nanosecond between CPU and main memory (Main Memory).Difference between the two is in millions of rank (order=6) or higher.The CPU of taking place frequently property and the exchanges data between the peripheral hardware are blocked easily provides service ability to other peripheral hardwares, also forces the program of in CPU, moving to be in blocking type (Blocking) duty, causes performance to descend and the wasting of resources.
In the application program of products such as server system, memory controller, cloud computing main frame, network accelerator and consumption-orientation computing equipment, the terminate-and-stay-resident operation is popular day by day.Oracle class database application server with common is an example, and buffer memory and list data all require resident as much as possible main memory.Than being easier to reach hundreds of GB, the inside, high-end field internal memory reaches 1TB or higher to main memory on the server at present.The terminate-and-stay-resident scheme is through eliminating more high bandwidth and the minimize latency that the I/O bottleneck comes realization system and application.
A large amount of internal memories mean that the data that the more past must be present on the disk can be loaded in the main memory fully, and these variable effects are to the boundary condition of system design.Here release time that main influence is data in the terminate-and-stay-resident.Save as example in the DDR with a 512GB size; If obtaining high-end hard-disk system from a typical case fully, these data are read into the DDR; Even if the hard disk storage system bandwidth resources all are this memory system service to be recovered, need 512GB/ (400MB/s)=22 minute the release time of calculating these data with the 400MB/s transmission speed.This is a very high cost for middle-and high-end applications.Loss of power under a lot of situation, like the loss of power of a rack or a machine room, its influence is data in tens of or the hundreds of station servers often, and recovering these data needs several hrs or a couple of days, and this influence is very huge or even catastrophic.Another influence is the consistance that how to guarantee data.More data resides at internal memory, and internal memory is a volatibility, and data wherein always are not stored in non-volatile hard disk.Under the loss of power situation, those be not retained in the hard disk or in other system, do not have backed up data from the DDR of volatibility, to lose, cause losing of data.Multiple technologies are arranged at present, eliminate the system information nonuniformity problem that causes because partial data loses like regular Checkpoint.But these schemes have complicacy and the cost consumption that causes system design to a certain extent, comprise what the reduction partial properties realized.
The design of desirable terminate-and-stay-resident comprises two aspects, the one, reduce even eliminate unnecessary Checkpoint or other redundant copies of data schemes, second aspect be after losing power up from this locality fast or moment restore data.Eliminated the transmission bottleneck problem that the backstage storage system is caused from the local recovery data, fast quick-recovery minimizes the total system downtime.
The common scheme of the current once reply transience of following brief account loss of power.
The hardware plan of reply power down comprises uninterrupted power supply (ups) Unity.UPS adopts a large amount of lead-acid accumulators to guarantee total system ability continuous firing, and the power-on time of UPS generally designs in a hour magnitude.The UPS volume is heavy, takes up room.The production of UPS, maintenance and waste treatment do not meet current environmental protection theme yet.In the large-scale data center, UPS lost efficacy and often to cause hundreds of machine delay simultaneously machine and loss of data; Distributed UPS is equipped with a small-sized UPS battery near each server, this scheme has reduced that this sudden large-scale data is lost and the probability of the machine of delaying, but distributed design has caused system complexity to improve and higher maintenance cost.
A lot of RAID controllers usually adopt a kind of battery powered NVRAM scheme.Battery among this NVRAM lithium ion battery that can discharge and recharge commonly used.When primary power was lost, lithium battery was the DRAM power supply.This scheme generally can provide the time period of hour magnitude.Lithium ion battery generally can reach hundreds of hours the number of times that discharges and recharges.Of short duration power supply capacity, limited life-span have determined that this scheme can not large-scale application.
Storage class internal memory (SCM:storage class memory) technology is the industry technology that begins to pay close attention in recent years.Existing in this still keeping under the power-down conditions being stored in the data mode in it, is a kind of nonvolatile storage technologies.PCM (phase transition internal memory) is more promising a kind of technology so far.But the maturation of PCM needs the effort in a lot of years, and some especially central obvious inferior position of the physical characteristics of PCM has determined PCM can not replace current DRAM technology fully.These inferior positions comprise the very high energy of write operation needs of PCM, need corresponding administrative mechanism to realize abrasion equilibration, though the more important thing is that PCM is faster than the speed of hard disk, NAND Flash, comparing with DRAM still has obvious gap.
Summary of the invention
The objective of the invention is to overcome above-mentioned shortcoming of the prior art; A kind of total system power interruption recovering method and apparatus based on Nonvolatile memory is provided; The moment of interrupting at computer system power source remains into Nonvolatile memory (NVRAM with the information in CPU and the internal memory; Non-volatile memory) in, and the information that after system power supply is recovered, will be present in the Nonvolatile memory quickly recovers among the main memory DDR of system state before the realization system recovery arrives and cuts off the power supply.
Technical scheme of the present invention is following:
The present invention provides a kind of total system power interruption recovering equipment based on Nonvolatile memory, comprises following functional module:
A system power supply monitoring module; Be connected with system power supply, system CPU, combined type controller and large bulk capacitance group respectively; Be used for the surveillance power supply and whether be in the moment of cutting off the power supply, and cut off the power supply moment to system CPU, combined type controller and large bulk capacitance group transmission request or instruction in system power supply;
A large bulk capacitance group; Be connected with system power supply monitoring module, flash memory module combination and system's main memory respectively; Be used for behind system cut-off, accepting the instruction of system power supply monitoring module; For flash memory module combination and system's main memory provide of short duration power supply, and the data in system's main memory are deposited in during flash memory module makes up;
A combined type controller; Be connected with system power supply monitoring module, flash memory module combination and system's main memory respectively; Be used for accepting in system cut-off moment and incoming call moment the instruction of system power supply monitoring module, the data during the control system main memory makes up with flash memory module read mobile each other;
The combination of flash memory module is connected with system main memory, large bulk capacitance group and combined type controller respectively; Said flash memory module combination is a Nonvolatile memory, can under non-transformer supply situation, still keep to be stored in data wherein.
The present invention also provides a kind of total system power interruption recovering method based on Nonvolatile memory, may further comprise the steps:
Carry out following steps during system cut-off successively:
1) system cut-off moment, the system power supply output voltage descends, and the system power supply monitoring module judges that system power supply loses; The transition period of system power supply before losing fully, system is also in running order;
2) the system power supply monitoring module sends system information, and reporting system CPU is the data writing system main memory in its buffer memory, and through the state writing system main memory of the DDR of system controller with the system CPU register;
3) the combined type controller is accepted the instruction of system power supply monitoring module, cuts off the power channel between system's main memory and mainboard, turns to by the large bulk capacitance group and supplies power; The combined type controller deposits the data in system's main memory in the flash memory module combination in; After the data reservation is complete, the data mode in the flash memory module combination is labeled as effectively;
System carries out following steps successively when sending a telegram here:
4) BIOS or operating system Boot Loader differentiate the data mode sign in the flash memory module combination, and be invalid if data mode is masked as, and then directly starts from system disk; If data mode is masked as effectively, then start recovery routine, inform that the combined type controller returns to the data in the flash memory module combination in system's main memory;
5) recover to be present in cpu cache, the register value in system's main memory;
6) replacement peripheral hardware state;
7) data mode in the flash memory module combination is labeled as invalid;
8) state before recovery system to the outage.
Useful technique effect of the present invention is:
No cell type Nonvolatile memory of the present invention provides a kind of high performance reliable data protection and Restoration Mechanism.Flash memory module combination Nand Flash is nontransparent for computer system, can not show Flash information in the system information.The Flash effect is to be present in the data among the main memory DDR of system in system's power down moment backup.When primary power recovers; Can be optionally from Flash with data loading system main memory DDR; This concrete operations are system's main memory DDR memory module local operation still not; And system CPU do not participate in moving of data, and performance of the present invention, management, maintenance all realize obvious lifting with respect to other current schemes.
Description of drawings
Fig. 1 is a structured flowchart of the present invention.
Embodiment
Further specify below in conjunction with the accompanying drawing specific embodiments of the invention.
As shown in Figure 1, the hardware of present device comprises system power supply monitoring module (Power Failure Monitor) 1, large bulk capacitance group (Super Capacitor Modules) 2, combined type controller (Fusionmem controller) 3 and flash memory module combination (Nand Flash Modules) 4 four parts.
The effect of system power supply monitoring module 1 is whether the system power supply (PSU) of supervisory computer is in the moment of cutting off the power supply.Large bulk capacitance group 2 be behind system cut-off for flash memory module combination 4 and system's main memory (DDR DIMM) provide of short duration power supply, the data in system's main memory are deposited in the flash memory module combination 4; The assembly of large bulk capacitance group 2 also can comprise and discharging and recharging and electric capacity state of health monitoring logic and circuit.Large bulk capacitance group 2 is merely system's main memory and flash memory module combination 4 power supplies, is not system's power supply.Combined type controller 3 is that the data in system cut-off moment and incoming call moment control system main memory and flash memory module combination 4 read mobile each other.Flash memory module combination 4 is NVRAM, under non-transformer supply situation, still can keep the data that are stored in wherein.
Below in conjunction with Fig. 1 principle of work of the present invention is described:
Protection mechanism during system cut-off is:
Step 1: system cut-off moment, system power supply (PSU) output voltage descends, and system power supply monitoring module 1 determines system power supply and loses.System power supply has approximately tens of to the hundreds of millisecond transition period before losing fully, and system is also in running order.
Step 2: system power supply monitoring module 1 sends system information; Reporting system CPU is the data writing system main memory (DDR DIMM) in its buffer memory, and through the state writing system main memory of the DDR of system controller (Host DDR DIMM controller) with the register of system CPU.1 ~ 10 millisecond of magnitude of the present Technology Need of this process.(annotate: the built-in multi-level buffer of CPU, like L1/L2/L3 etc.; Comprise also in the CPU that in addition dozens of arrives hundreds of registers).
Step 3: the power channel that combined type controller 3 cuts off between system's main memory (DDR DIMM) and mainboard begins to turn to by 2 power supplies of large bulk capacitance group.Combined type controller 3 deposits the data in system's main memory (DDR DIMM) in the flash memory module combination 4 in.This process arrives several minutes magnitudes according to system size in the several seconds.After the data reservation is complete, the data mode in the flash memory module combination 4 is labeled as effectively.
Corresponding therewith, the Restoration Mechanism when system sends a telegram here is:
Step 4:BIOS or operating system Boot Loader differentiate data mode sign in the flash memory module combination 4, and be invalid if data mode is masked as, and then from hard disk startup, skips following all operations.If data mode is masked as effectively, then start a recovery routine, inform that combined type controller 3 returns to the data in the flash memory module combination 4 in system's main memory (DDR DIMM).
Step 5: recover to be present in CPU register (Register) value in system's main memory (DDR DIMM), and buffer memory.
Step 6: replacement peripheral hardware state.
Step 7: the data mode in the mark flash memory module combination 4 is invalid.
Step 8: state before recovery system to the outage.
Above-described only is preferred implementation of the present invention, the invention is not restricted to above embodiment.Be appreciated that other improvement and variation that those skilled in the art directly derive or associate under the prerequisite that does not break away from spirit of the present invention and design, all should think to be included within protection scope of the present invention.
Claims (2)
1. total system power interruption recovering equipment based on Nonvolatile memory is characterized in that comprising following functional module:
A system power supply monitoring module; Be connected with system power supply, system CPU, combined type controller and large bulk capacitance group respectively; Be used for the surveillance power supply and whether be in the moment of cutting off the power supply, and cut off the power supply moment to system CPU, combined type controller and large bulk capacitance group transmission request or instruction in system power supply;
A large bulk capacitance group; Be connected with system power supply monitoring module, flash memory module combination and system's main memory respectively; Be used for behind system cut-off, accepting the instruction of system power supply monitoring module; For flash memory module combination and system's main memory provide of short duration power supply, and the data in system's main memory are deposited in during flash memory module makes up;
A combined type controller; Be connected with system power supply monitoring module, flash memory module combination and system's main memory respectively; Be used for accepting in system cut-off moment and incoming call moment the instruction of system power supply monitoring module, the data during the control system main memory makes up with flash memory module read mobile each other;
The combination of flash memory module is connected with system main memory, large bulk capacitance group and combined type controller respectively; Said flash memory module combination is a Nonvolatile memory, can under non-transformer supply situation, still keep to be stored in data wherein.
2. total system power interruption recovering method based on Nonvolatile memory is characterized in that may further comprise the steps:
Carry out following steps during system cut-off successively:
1) system cut-off moment, the system power supply output voltage descends, and the system power supply monitoring module judges that system power supply loses; The transition period of system power supply before losing fully, system is also in running order;
2) the system power supply monitoring module sends system information, and reporting system CPU is the data writing system main memory in its buffer memory, and through the state writing system main memory of the DDR of system controller with the system CPU register;
3) the combined type controller is accepted the instruction of system power supply monitoring module, cuts off the power channel between system's main memory and mainboard, turns to by the large bulk capacitance group and supplies power; The combined type controller deposits the data in system's main memory in the flash memory module combination in; After the data reservation is complete, the data mode in the flash memory module combination is labeled as effectively;
System carries out following steps successively when sending a telegram here:
4) BIOS or operating system Boot Loader differentiate the data mode sign in the flash memory module combination, and be invalid if data mode is masked as, and then directly starts from system disk; If data mode is masked as effectively, then start recovery routine, inform that the combined type controller returns to the data in the flash memory module combination in system's main memory;
5) recover to be present in cpu cache, the register value in system's main memory;
6) replacement peripheral hardware state;
7) data mode in the flash memory module combination is labeled as invalid;
8) state before recovery system to the outage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012101391836A CN102662802A (en) | 2012-05-08 | 2012-05-08 | Full-system power failure recovery method and equipment based on nonvolatile memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012101391836A CN102662802A (en) | 2012-05-08 | 2012-05-08 | Full-system power failure recovery method and equipment based on nonvolatile memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102662802A true CN102662802A (en) | 2012-09-12 |
Family
ID=46772299
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012101391836A Pending CN102662802A (en) | 2012-05-08 | 2012-05-08 | Full-system power failure recovery method and equipment based on nonvolatile memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102662802A (en) |
Cited By (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103870360A (en) * | 2014-03-18 | 2014-06-18 | 广州市纬志电子科技有限公司 | Behavior state recording and taking method for central control host machine |
| CN103970485A (en) * | 2014-04-28 | 2014-08-06 | 无锡云动科技发展有限公司 | Nonvolatile memory extending device, memory array and computer device |
| CN104021093A (en) * | 2014-06-24 | 2014-09-03 | 浪潮集团有限公司 | Power-down protection method for memory device based on NVDIMM (non-volatile dual in-line memory module) |
| CN105528308A (en) * | 2014-10-24 | 2016-04-27 | 中兴通讯股份有限公司 | Power failure processing method and device and electronic apparatus |
| CN105761756A (en) * | 2016-02-01 | 2016-07-13 | 天固科技（杭州）有限公司 | Scheme for improving performance and reliability of mass solid state disc by utilizing high-performance non-volatile solid-state memory |
| CN105786544A (en) * | 2014-12-25 | 2016-07-20 | 研祥智能科技股份有限公司 | Method for booting computer system rapidly and booting system of computer |
| CN105786545A (en) * | 2014-12-25 | 2016-07-20 | 研祥智能科技股份有限公司 | Breakpoint restoration method and system based on heterogeneous hybrid memories |
| CN106155926A (en) * | 2015-04-09 | 2016-11-23 | 澜起科技（上海）有限公司 | Memorizer and the data interactive method of memorizer |
| CN106294217A (en) * | 2016-08-16 | 2017-01-04 | 浪潮(北京)电子信息产业有限公司 | A kind of SSD system and power-off protection method thereof |
| CN106569964A (en) * | 2015-10-13 | 2017-04-19 | 中兴通讯股份有限公司 | Power-off protection method, power-off protection device, power-off protection system and memory |
| CN106682536A (en) * | 2015-11-06 | 2017-05-17 | 湖南百里目科技有限责任公司 | Server storage write cache protection method |
| CN107133126A (en) * | 2017-05-03 | 2017-09-05 | 郑州云海信息技术有限公司 | The design method of internal storage data is not lost in a kind of power down |
| CN107193694A (en) * | 2017-05-27 | 2017-09-22 | 郑州云海信息技术有限公司 | A kind of Novel storage system, storage method and device |
| CN107239411A (en) * | 2017-06-06 | 2017-10-10 | 上汽通用汽车有限公司 | A kind of Vehicle Controller EMS memory management process and system |
| CN107315598A (en) * | 2016-04-26 | 2017-11-03 | 中国科学院微电子研究所 | System recovery method and device |
| CN109542359A (en) * | 2018-12-03 | 2019-03-29 | 浪潮电子信息产业股份有限公司 | Data reconstruction method, device, equipment and computer readable storage medium |
| CN109976939A (en) * | 2019-03-28 | 2019-07-05 | 联想(北京)有限公司 | A kind of data processing method and device |
| CN112510807A (en) * | 2020-12-28 | 2021-03-16 | 张家港氢芯电气系统科技有限公司 | Data holding circuit for hydrogen environment intrinsic safety system and working method thereof |
| US11042451B2 (en) | 2018-12-14 | 2021-06-22 | International Business Machines Corporation | Restoring data lost from battery-backed cache |
| CN113326072A (en) * | 2021-05-24 | 2021-08-31 | 北京计算机技术及应用研究所 | Real-time monitoring method based on nonvolatile memory under Feiteng server platform |
| CN113721746A (en) * | 2021-08-04 | 2021-11-30 | 浙江大华技术股份有限公司 | Log storage method and device |
| WO2023206492A1 (en) * | 2022-04-29 | 2023-11-02 | 时代电服科技有限公司 | Wireless connection method and apparatus for battery manager device, and battery manager device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6151541A (en) * | 1997-10-07 | 2000-11-21 | Jatco Corporation | Control device for motor vehicle |
| CN1300387A (en) * | 1998-06-12 | 2001-06-20 | 皇家菲利浦电子有限公司 | Battery-operated device with power failure recovery |
| CN1650271A (en) * | 2002-04-29 | 2005-08-03 | 汤姆森特许公司 | System for maintaining EEPROM enable during de-energized state |
| CN101645027A (en) * | 2008-08-07 | 2010-02-10 | 中兴通讯股份有限公司 | Object storage controller, powder-down protection device thereof and powder-down protection method thereof |
| CN101960430A (en) * | 2007-07-25 | 2011-01-26 | 技佳科技有限公司 | Hybrid nonvolatile memory |
| CN102289414A (en) * | 2010-06-17 | 2011-12-21 | 中兴通讯股份有限公司 | Memory data protection device and method |
| CN202584103U (en) * | 2012-05-08 | 2012-12-05 | 无锡云动科技发展有限公司 | Full-system outage recovering device on basis of nonvolatile internal memory |
-
2012
- 2012-05-08 CN CN2012101391836A patent/CN102662802A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6151541A (en) * | 1997-10-07 | 2000-11-21 | Jatco Corporation | Control device for motor vehicle |
| CN1300387A (en) * | 1998-06-12 | 2001-06-20 | 皇家菲利浦电子有限公司 | Battery-operated device with power failure recovery |
| CN1650271A (en) * | 2002-04-29 | 2005-08-03 | 汤姆森特许公司 | System for maintaining EEPROM enable during de-energized state |
| CN101960430A (en) * | 2007-07-25 | 2011-01-26 | 技佳科技有限公司 | Hybrid nonvolatile memory |
| CN101645027A (en) * | 2008-08-07 | 2010-02-10 | 中兴通讯股份有限公司 | Object storage controller, powder-down protection device thereof and powder-down protection method thereof |
| CN102289414A (en) * | 2010-06-17 | 2011-12-21 | 中兴通讯股份有限公司 | Memory data protection device and method |
| CN202584103U (en) * | 2012-05-08 | 2012-12-05 | 无锡云动科技发展有限公司 | Full-system outage recovering device on basis of nonvolatile internal memory |
Cited By (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103870360A (en) * | 2014-03-18 | 2014-06-18 | 广州市纬志电子科技有限公司 | Behavior state recording and taking method for central control host machine |
| CN103970485B (en) * | 2014-04-28 | 2016-10-12 | 无锡云动科技发展有限公司 | A kind of Nonvolatile memory expanding unit, memory array and computer installation |
| CN103970485A (en) * | 2014-04-28 | 2014-08-06 | 无锡云动科技发展有限公司 | Nonvolatile memory extending device, memory array and computer device |
| CN104021093A (en) * | 2014-06-24 | 2014-09-03 | 浪潮集团有限公司 | Power-down protection method for memory device based on NVDIMM (non-volatile dual in-line memory module) |
| CN105528308A (en) * | 2014-10-24 | 2016-04-27 | 中兴通讯股份有限公司 | Power failure processing method and device and electronic apparatus |
| WO2016062084A1 (en) * | 2014-10-24 | 2016-04-28 | 中兴通讯股份有限公司 | Power-off processing method and apparatus, and electronic device |
| CN105786545B (en) * | 2014-12-25 | 2021-03-05 | 研祥智能科技股份有限公司 | Breakpoint recovery method and system based on heterogeneous hybrid memory |
| CN105786544A (en) * | 2014-12-25 | 2016-07-20 | 研祥智能科技股份有限公司 | Method for booting computer system rapidly and booting system of computer |
| CN105786545A (en) * | 2014-12-25 | 2016-07-20 | 研祥智能科技股份有限公司 | Breakpoint restoration method and system based on heterogeneous hybrid memories |
| CN106155926A (en) * | 2015-04-09 | 2016-11-23 | 澜起科技（上海）有限公司 | Memorizer and the data interactive method of memorizer |
| CN106155926B (en) * | 2015-04-09 | 2019-11-26 | 澜起科技股份有限公司 | The data interactive method of memory and memory |
| CN106569964A (en) * | 2015-10-13 | 2017-04-19 | 中兴通讯股份有限公司 | Power-off protection method, power-off protection device, power-off protection system and memory |
| CN106682536A (en) * | 2015-11-06 | 2017-05-17 | 湖南百里目科技有限责任公司 | Server storage write cache protection method |
| CN105761756A (en) * | 2016-02-01 | 2016-07-13 | 天固科技（杭州）有限公司 | Scheme for improving performance and reliability of mass solid state disc by utilizing high-performance non-volatile solid-state memory |
| CN107315598A (en) * | 2016-04-26 | 2017-11-03 | 中国科学院微电子研究所 | System recovery method and device |
| CN106294217A (en) * | 2016-08-16 | 2017-01-04 | 浪潮(北京)电子信息产业有限公司 | A kind of SSD system and power-off protection method thereof |
| CN107133126A (en) * | 2017-05-03 | 2017-09-05 | 郑州云海信息技术有限公司 | The design method of internal storage data is not lost in a kind of power down |
| CN107193694A (en) * | 2017-05-27 | 2017-09-22 | 郑州云海信息技术有限公司 | A kind of Novel storage system, storage method and device |
| CN107239411A (en) * | 2017-06-06 | 2017-10-10 | 上汽通用汽车有限公司 | A kind of Vehicle Controller EMS memory management process and system |
| CN107239411B (en) * | 2017-06-06 | 2020-12-08 | 上汽通用汽车有限公司 | Memory management method and system for vehicle-mounted controller |
| CN109542359A (en) * | 2018-12-03 | 2019-03-29 | 浪潮电子信息产业股份有限公司 | Data reconstruction method, device, equipment and computer readable storage medium |
| CN109542359B (en) * | 2018-12-03 | 2021-08-10 | 浪潮电子信息产业股份有限公司 | Data reconstruction method, device, equipment and computer readable storage medium |
| US11042451B2 (en) | 2018-12-14 | 2021-06-22 | International Business Machines Corporation | Restoring data lost from battery-backed cache |
| CN109976939A (en) * | 2019-03-28 | 2019-07-05 | 联想(北京)有限公司 | A kind of data processing method and device |
| CN109976939B (en) * | 2019-03-28 | 2021-03-19 | 联想(北京)有限公司 | Data processing method and device |
| CN112510807A (en) * | 2020-12-28 | 2021-03-16 | 张家港氢芯电气系统科技有限公司 | Data holding circuit for hydrogen environment intrinsic safety system and working method thereof |
| CN113326072A (en) * | 2021-05-24 | 2021-08-31 | 北京计算机技术及应用研究所 | Real-time monitoring method based on nonvolatile memory under Feiteng server platform |
| CN113326072B (en) * | 2021-05-24 | 2023-11-24 | 北京计算机技术及应用研究所 | Real-time monitoring method based on nonvolatile memory under Feiteng server platform |
| CN113721746A (en) * | 2021-08-04 | 2021-11-30 | 浙江大华技术股份有限公司 | Log storage method and device |
| WO2023206492A1 (en) * | 2022-04-29 | 2023-11-02 | 时代电服科技有限公司 | Wireless connection method and apparatus for battery manager device, and battery manager device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102662802A (en) | Full-system power failure recovery method and equipment based on nonvolatile memory | |
| US9042197B2 (en) | Power fail protection and recovery using low power states in a data storage device/system | |
| US9250676B2 (en) | Power failure architecture and verification | |
| US9235245B2 (en) | Startup performance and power isolation | |
| US8370720B2 (en) | Mass storage device and method for offline background scrubbing of solid-state memory devices | |
| CN101937376B (en) | A kind of data managing method and data storage device | |
| CN104461947B (en) | A kind of power-off protection method and solid state hard disk | |
| CN106557145A (en) | Circuit breaking protective system and its method | |
| US20100332862A1 (en) | Systems, methods and devices for power control in memory devices storing sensitive data | |
| CN103995578A (en) | Member driving device possessing green energy data persisting mode | |
| US11436087B2 (en) | Systems and methods for implementing and managing persistent memory | |
| EP1470483A1 (en) | Method and apparatus for securing volatile data in power failure in systems having redundancy | |
| CN100474271C (en) | Multi-level buffering type memory system and method therefor | |
| US20200042343A1 (en) | Virtual machine replication and migration | |
| CN101826060A (en) | Method and device for protecting power failure data of solid state disk | |
| CN101963891A (en) | Method and device for data storage and processing, solid-state drive system and data processing system | |
| CN101645027A (en) | Object storage controller, powder-down protection device thereof and powder-down protection method thereof | |
| CN103019363A (en) | Power supply device, storage system and power supply method | |
| CN104035892A (en) | Server system and cluster system | |
| WO2015081129A2 (en) | Hard power fail architecture | |
| CN101710252A (en) | Power supply method and power supply device of storage system | |
| CN202584103U (en) | Full-system outage recovering device on basis of nonvolatile internal memory | |
| CN106294217A (en) | A kind of SSD system and power-off protection method thereof | |
| CN115273922A (en) | Abnormal power-down protection device for domestic double-control disk array | |
| US10346072B1 (en) | Dislocated power loss protection charge storage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120912 |