CN102456630B - Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points - Google Patents

Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points Download PDF

Info

Publication number
CN102456630B
CN102456630B CN201010527576.5A CN201010527576A CN102456630B CN 102456630 B CN102456630 B CN 102456630B CN 201010527576 A CN201010527576 A CN 201010527576A CN 102456630 B CN102456630 B CN 102456630B
Authority
CN
China
Prior art keywords
component
solder layer
layer
salient point
micro
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010527576.5A
Other languages
Chinese (zh)
Other versions
CN102456630A (en
Inventor
于大全
宋崇申
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Center for Advanced Packaging Co Ltd
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201010527576.5A priority Critical patent/CN102456630B/en
Publication of CN102456630A publication Critical patent/CN102456630A/en
Application granted granted Critical
Publication of CN102456630B publication Critical patent/CN102456630B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Abstract

The invention discloses a method for preparing multi-component brazing filler metal coatings of microelectronic device salient points, wherein in the method, the base of a microelectronic device is provided with metal column salient points, and the method comprises the following steps: electroplating a main component brazing filler metal coating on the metal column salient points; depositing micro component coatings on the main component brazing filler metal coating; and refluxing the microelectronic device at the preset temperature, and promoting the micro component coatings to be dissolved in the main component brazing filler metal coating, thereby forming the multi-component brazing filler metal coatings on the metal column salient points. According to the method provided by the invention, the process for preparing the multi-component brazing filler metal coatings of the microelectronic device salient points is simplified.

Description

The method for preparing multi-component brazing filler metal coatings of microelectronic device salient points
Technical field
The present invention relates to microelectronics technology, relate in particular to a kind of method for preparing multi-component brazing filler metal coatings of microelectronic device salient points.
Background technology
Along with the continuous progress of microelectric technique, the characteristic size of integrated circuit is constantly dwindled, and interconnection density improves constantly.Due to the requirement that the user improves constantly circuit functionality, the complexity of chip constantly increases.In this case, rely on separately Bonding and realize that chip connects the more and more difficulty that becomes.Bump interconnect can be realized on whole chip surface area, can improve largely the interconnection density between chip and chip or chip and substrate, becomes gradually the mainstream technology of high-density packages.
The Solder bumping method comprises deposition, plating, silk screen printing, plant C4NP technology that ball and IBM develop recently etc.Above-mentioned technology respectively has pluses and minuses.Wherein electroplating Bumping Technology is the major technique of wafer current level Solder bumping.By assisting of thick glue mask, directly carry out the making of solder layer, finally by metal etch under high temperature reflux, salient point, obtain salient point.For improving electrical property and reliability, often use copper pillar bump, first electro-coppering post, then plate one deck solder again at copper capital end.The use of solder layer can reduce the required temperature and pressure of assembling, also guarantees that the suffered stress of chip is within safe range simultaneously.The salient point that this copper post is combined with solder is the main way of interconnection used in current first order encapsulation.The general simple use of prior art is electroplated and is realized, selectable brazing filler metal compositions useful is fewer, is difficult to realize the preparation of the above multicomponent salient point of binary solder.
The microalloying of brazing filler metal alloy is a main method that improves solder performance and welding spot reliability.Many documents of delivering have at present all at length been discussed the impact of various Material Additions on solder performance.For example,, at following document:
[1]D.Q.Yu,et?al.,J?Alloy?Comp,376(2004)170;
[2]F.Guo,et?al.,JOM,61(2009)39;
[3] B.Li, et al, in J.Electron.Mater.34 (2005) 217, mentioned the mechanical property that micro-rare earth element can significantly improve solder, and wetability is improved the heterogeneous microstructure of alloy.At following document:
[4]J.Y.Tsai,et?al.,J.Electron.Mater.32(2003)1203;
[5] C.E.Ho, et al., in J.Mater.Sci:Mater.Electron.18 (2007) 155, mention the growth that adds micro-Ni can suppress solder and copper pad interface C u3Sn compound in the SnAg alloy, for welding spot reliability, there is positive role.At following document:
[6]I.E.Anderson?et?al.,J.Electron.Mater.35(2006)94;
[7] Weiping Liu, et al., Electronic Components and Technology Conference, 2009, in pp 994-1007, mentioned and added microstructure, mechanical property and the reliability that the elements such as micro Fe, Ni, Co, Mn, Ce can significantly improve alloy in the SnAgCu alloy.At following document:
[8] K.Nogita, et al., JOM, in 61 (2009) 45, mentioned in the SnCu alloy and added 0.05wt%Ni, can refinement welding point interface tissue, reduce micro-crack and generate.
In order to realize electroplating the diversification of salient point composition, some new methods are suggested.For example U.S. Pat 6083773A1 and US6893799B2 are used respectively the mode picked with the mould transfer to make solder layer at copper capital end, although this mode can realize multiple brazing filler metal compositions useful, but the technique more complicated, obtainable bump density also has considerable restraint.
In realizing process of the present invention, the inventor recognizes that there is following defect in prior art: preparation technology's more complicated of multicomponent solder on microelectronic component metal column salient point.
Summary of the invention
(1) technical problem that will solve
The object of the invention is to solve in prior art the problem of the complicated process of preparation of multicomponent solder layer on the microelectronic component salient point, thereby propose a kind of method for preparing multi-component brazing filler metal coatings of microelectronic device salient points.
(2) technical scheme
The present invention, by preparing respectively major constituent solder layer and micro-component layers, then impels described micro-component layers to dissolve in the method that described major constituent solder layer forms described multicomponent solder layer, has avoided the complicated technology of Direct Electroplating multicomponent solder.
In addition, by physical deposition mode, prepare the micro-component layers of solder, accurately controlled component and the proportioning of multicomponent solder layer by the thickness of micro-component layers.
(3) beneficial effect
By technical scheme of the present invention, can simplify the preparation technology of microelectronic component salient point, and can obtain high performance multicomponent solder layer.
The accompanying drawing explanation
The flow chart for preparing the multi-component brazing filler metal coatings of microelectronic device salient points method that Fig. 1 is the embodiment of the present invention one;
Fig. 2 is the making passivation layer 3 in substrate 1 of the embodiment of the present invention three and embodiment tetra-correspondences the schematic diagram of selective removal metal pad 2 top, passivation layer;
Fig. 3 be the embodiment of the present invention three and embodiment tetra-correspondences in substrate 1 deposition ubm layer 4 schematic diagram;
Fig. 4 is the making thick photoresist layer 5 in substrate 1 of the embodiment of the present invention three and embodiment tetra-correspondences, and by the schematic diagram of exposure, the acquisition salient point patterns of openings of developing;
Fig. 5 be the embodiment of the present invention three and embodiment tetra-correspondences obtain the schematic diagram of copper post 6 and solder master component layer 7 by plating;
Fig. 6 is the schematic diagram that photoresist 5 is removed of the embodiment of the present invention three correspondences;
Fig. 7 is the schematic diagram that the mode of passing through sputter of the embodiment of the present invention three correspondences is made the micro-component layer 8 of solder;
Fig. 8 be the embodiment of the present invention three correspondences process by high temperature reflux the schematic diagram that obtains alloying solder layer 9;
Fig. 9 be the embodiment of the present invention three correspondences take the schematic diagram of salient point after mask etching is removed micro-component layer and ubm layer;
Figure 10 is the schematic diagram that the mode of passing through sputter of the embodiment of the present invention four correspondences is made the micro-component layer 8 of solder;
Figure 11 is the schematic diagram that the micro-component layer 8 of photoresist 5 and photoresist 5 top solder is removed of the embodiment of the present invention four correspondences;
Figure 12 be the embodiment of the present invention four correspondences process by high temperature reflux the schematic diagram that obtains alloying solder layer 9;
Figure 13 be the embodiment of the present invention four correspondences take the schematic diagram of salient point after mask etching is removed ubm layer.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and, with reference to accompanying drawing, the present invention is described in more detail.
Embodiment mono-:
The flow chart for preparing the multi-component brazing filler metal coatings of microelectronic device salient points method that Fig. 1 is the embodiment of the present invention one.As shown in Figure 1, this method comprises:
Step S102 electroplates the major constituent solder layer on the metal column salient point;
Step S104, the micro-component layers of deposition on the major constituent solder layer;
Step S106 is refluxed to microelectronic component under preset temperature, impels micro-component layers to dissolve in the major constituent solder layer, forms the multicomponent solder layer on the metal column salient point.
In the present embodiment, should prepare in advance the metal column salient point in the substrate of microelectronic component.And above-mentioned preset temperature should guarantee that the micro-component layers of solder dissolves in the major constituent solder layer, and form the multicomponent solder layer.This preset temperature is determined by material and the thickness of major constituent solder layer and micro-component layers.The present embodiment provides a kind of method for preparing multi-component brazing filler metal coatings of microelectronic device salient points, has avoided the complicated technology of Direct Electroplating multicomponent solder layer.
Embodiment bis-:
In prior art, Direct Electroplating multicomponent solder layer can't accurately be controlled its component proportion, and on the basis of embodiment mono-, embodiment bis-has provided the technical scheme of controlling multicomponent solder layer composition.In embodiment bis-, by the thickness proportion of micro-component layers and major constituent solder layer, control the component proportion of multicomponent solder layer.Wherein, to the control of micro-component layers deposit thickness, be key wherein.The present invention utilizes the advantage that the physical deposition mode reliability is strong, adopts physical deposition mode to deposit micro-component layers on the major constituent solder layer, accurately controls the thickness of micro-component layers, thereby reaches the purpose of accurate control multicomponent solder layer component proportion.Preferably, physical deposition mode is sputter or evaporation.
In addition, in the present invention, " micro-component layers is dissolved in the major constituent solder layer " of indication at least comprises following a kind of situation: micro-component layers is dissolved in the major constituent solder layer, forms solid solution; Or micro-component layers and major constituent solder layer reacting generating compound.
Embodiment tri-:
The present embodiment and embodiment tetra-will be that example describes from the complete preparation process of microelectronic component salient point.In the present embodiment, the substrate of microelectronic component used has completed the processing of metal pad, and as shown in Figure 2, in Fig. 2,1 is substrate, can be the silicon wafer of completing circuit device fabrication, and 2 is metal pad, is generally the top-level metallic of silicon wafer.Follow-up Solder bumping comprises the following steps:
Step 1: make passivation layer 3, and selective etch falls the passivation layer 3 on metal pad 2 surfaces, as shown in Figure 2.
Wherein, passivation layer 3 can be but be not limited to be silicon nitride (Si xn y), the material such as silica, polyimides, benzocyclobutane olefine resin (BCB).The making of passivation layer can strengthen the low temperature methods such as chemical vapour deposition (CVD) (PECVD), sputter, spin coating by using plasma.
Step 2: at the positive ubm layer 4 of making of substrate 1, as shown in Figure 3.
Ubm layer is mainly for follow-up electroplating technology provides Seed Layer, and can be but be not limited to be the metallic combinations such as titanium/copper (Ti/Cu) or titanium tungsten/copper (TiW/Cu).
Step 3: make thick photoresist layer 5, and through exposure, the acquisition salient point patterns of openings of developing, as shown in Figure 4.
The making of thick photoresist layer can be used the mode of liquid photoresist spin coating, the mode that also can use the dry film photoresist to paste, and photoresist thickness will surpass the height dimension of the salient point of required making.
Step 4: use the mode of electroplating, make metal column salient point 6 and major constituent solder layer 7, as shown in Figure 5.
The major constituent solder layer can have multiple, so long as the material that can make by plating mode all can, the present embodiment is used the major constituent of tin material as solder.The thickness of tin is selected according to the solder alloy component that will obtain.In the present embodiment, the metal column salient point is the copper post.
Step 5: remove thick photoresist layer 5, as shown in Figure 6.
The removal of thick photoresist can be used but not limited to the mode of using ultrasonic auxiliary acetone to soak.
Step 6: use vacuum-deposited mode to make the micro-component layers 8 of solder, as shown in Figure 7.
The vacuum moulding machine mode can be but be not limited to be the technologies such as sputter, evaporation, controllability for technique, the thickness of preferred micro-component layers 8 is between 0.5 nanometer to 1 micron, can be that homogenous material can be also the lamination of a plurality of materials, concrete thickness and composition be selected according to solder major constituent layer thickness and required brazing filler metal compositions useful.The main solder of for example electroplating is Sn-1Ag, and thickness is 30 microns, and target solder bump composition is Sn-1Ag-0.01Ni, and known Sn-1Ag density is 7.39g/cm3, and the density of nickel is 8.9g/cm 3, needing so the thickness of the nickel of deposition is 2.5 nanometers.
Step 7: high temperature reflux forms alloying solder layer 9, as shown in Figure 8.
According to solder layer material therefor type and component proportion, select suitable reflux temperature to control curve, after high temperature reflux, within micro-component layers is dissolved in the major constituent solder layer, form alloy material.The above-mentioned Sn-1Ag-0.01Ni Solder bumping of take is dissolved in the process of 30 micron thick Sn-1Ag solders as example illustrates 2.5 nano nickels.Known to 270 degree, the speed that Ni is dissolved in pure tin is 2.5 * 10 -6cm/s.Therefore it is only 0.1 second that the Ni that thickness is 2.5 nanometers is dissolved in the pure tin required time.Under the unleaded reflux technique condition of typical case, the highest reflux temperature 260 is spent, and approximately 20 seconds time, Sn-1Ag can dissolve these nickel fully.According to current research, the solubility due to nickel in Sn is very little, and therefore, sub-fraction nickel is dissolved in Sn and forms solid solution, and a part can generate Ni 3sn 4intermetallic compound.
Step 8: take salient point as the micro-component layers 8 of mask etching and ubm layer 4, complete the salient point manufacture, as shown in Figure 9.
Outside salient point, micro-component layers in zone does not have alloying, can use corresponding corrosive liquid to remove, although salient point itself comprises micro-component material, alloying, dissolve in the major constituent solder, and material character changes, and can keep out the corrosiveness of corresponding solution.For suprabasil micro-component layers, because it is very thin, be easy to etching.For example prepare above-mentioned Sn-1Ag-0.01Ni salient point, nickel layer thickness is only 2.5 nanometers.And, for ubm layer, the embodiment of the present invention is used the combination of titanium and copper, use respectively copper corrosion liquid and titanium corrosive liquid to process substrate.If select the corrosive liquid of etching copper and mickel simultaneously, need not increase etch step.By above-mentioned etch step, can remove clean by micro-component solder layer and ubm layer.In order to reduce the impact of copper corrosion liquid on the copper post, use the lower copper corrosion liquid of corrosion rate.
Embodiment tetra-:
Embodiment tetra-substrate used is identical with embodiment tri-, and step 1 is also identical with embodiment tri-to step 4, repeats no more here, and follow-up step is as follows:
Step 5: use vacuum-deposited mode to make micro-component layers 8, as shown in figure 10.
The vacuum moulding machine mode can be but be not limited to be the technologies such as sputter, evaporation, controllability for technique, the thickness of preferred micro-component solder layer 8 is between 0.5 nanometer to 1 micron, can be that homogenous material can be also the lamination of a plurality of materials, concrete thickness and composition be selected according to solder major constituent thickness and required brazing filler metal compositions useful.For example, if the plating solder is pure tin, thickness is 30 microns, and the component of target solder is Sn-0.7Cu, and the density of known copper is 8.9g/cm 3, the density of tin is 7.2g/cm 3, by calculating, on tin material, the thickness of deposited copper should be 0.17 micron so.
Step 6: remove the micro-component layers 8 on thick photoresist layer 5 and thick photoresist layer 5, as shown in figure 11.
The removal of thick photoresist can be used but not limited to the mode of using ultrasonic auxiliary acetone to soak.
Step 7: high temperature reflux forms alloying solder layer 9, as shown in figure 12.
According to solder layer material therefor type and component proportion, select suitable reflux temperature to control curve, after high temperature reflux, within micro-component layers is dissolved in the major constituent solder layer, form alloy material.
Step 8: take salient point as mask etching ubm layer 4, complete the salient point manufacture, as shown in figure 13.
The combination that under the salient point that the embodiment of the present invention is used, metal is titanium and copper, used respectively copper corrosion liquid and titanium corrosive liquid to process substrate, and ubm layer is removed totally, in order to reduce the impact of copper corrosion liquid on the copper post, uses the lower copper corrosion liquid of corrosion rate.
Bis-pairs of methods that prepare multi-component brazing filler metal coatings of microelectronic device salient points of embodiment mono-and embodiment are illustrated; Tetra-pairs of complete methods that prepare the microelectronic component salient point of embodiment tri-and embodiment are illustrated.In the various embodiments described above, substrate can be a kind of in the semi-conducting materials such as silicon, germanium silicon, GaAs, silicon-on-insulator (SOI) or glass, pottery, sapphire insulation material.The metal column salient point can be in copper, nickel, gold a kind of; The metal column bump height can be between 1 micron to 100 microns.Solder master component layer used can be a kind of material in metallic tin, indium, Xi Yin, tin copper, tin indium, tin bismuth, SAC.The thickness of solder master component layer can be between 1 micron to 100 microns.The micro-component layer of solder used can be one or more combination in the metal materials such as silver, copper, platinum, gold, titanium, palladium, germanium, aluminium, manganese, nickel, iron, chromium, cobalt, neodymium, cerium, neodymium, lanthanum.The micro-component layer thickness of solder can be between 0.5 nanometer to 1 micron.
In embodiment tri-and embodiment tetra-, ubm layer is but is not limited to be the combinations of materials such as titanium/copper (Ti/Cu) or titanium tungsten/copper (TiW/Cu).Make thick photoresist and adopt the modes such as liquid photoresist spin coating or the stickup of dry film photoresist.
It should be noted that if no special instructions or mutually and conflict, preparation parameter herein can be applied to the various embodiments described above and produce correspondingly technique effect, repeats no more herein.
Above specific embodiment; purpose of the present invention, technical scheme and beneficial effect are further described; institute is understood that; these are only specific embodiments of the invention; be not limited to the present invention; within the spirit and principles in the present invention all, any modification of making, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.

Claims (11)

1. a method for preparing multi-component brazing filler metal coatings of microelectronic device salient points, is characterized in that, has the metal column salient point in the substrate of described microelectronic component, and the method comprises:
Preparation major constituent solder layer on described metal column salient point;
The micro-component layers of deposition on described major constituent solder layer;
Under preset temperature, described microelectronic component is refluxed, impel described micro-component layers to dissolve in described major constituent solder layer, form described multicomponent solder layer on described metal column salient point, wherein, described micro-component layers is dissolved in described major constituent solder layer and at least comprised following a kind of situation: described micro-component layers is dissolved in described major constituent solder layer, forms solid solution; Or described micro-component layers and described major constituent solder layer reacting generating compound.
2. the method for preparing multi-component brazing filler metal coatings of microelectronic device salient points according to claim 1, is characterized in that, material and the thickness of the corresponding described major constituent solder layer of described preset temperature and described micro-component layers.
3. the method for preparing multi-component brazing filler metal coatings of microelectronic device salient points according to claim 1, is characterized in that, by the thickness proportion of described micro-component layers and described major constituent solder layer, controls the component proportion of described multicomponent solder layer.
4. the method for preparing multi-component brazing filler metal coatings of microelectronic device salient points according to claim 3, is characterized in that, adopts physical deposition mode to deposit described micro-component solder layer on described major constituent solder layer.
5. the method for preparing multi-component brazing filler metal coatings of microelectronic device salient points according to claim 4, is characterized in that, described physical deposition mode is sputter or evaporation.
6. the method for preparing multi-component brazing filler metal coatings of microelectronic device salient points according to claim 1, is characterized in that, adopts plating mode to prepare the major constituent solder layer on described metal column salient point.
7. prepare according to claim 1 the method for multi-component brazing filler metal coatings of microelectronic device salient points, it is characterized in that, described major constituent solder layer is a kind of in following material: tin, indium, Xi Yin, tin copper, tin indium, tin bismuth, SAC.
8. prepare according to claim 7 the method for multi-component brazing filler metal coatings of microelectronic device salient points, it is characterized in that, described micro-component layers is one or more combinations in following material: silver, copper, platinum, gold, titanium, palladium, germanium, aluminium, manganese, nickel, iron, chromium, cobalt, neodymium, cerium, neodymium, lanthanum.
9. according to the described method for preparing multi-component brazing filler metal coatings of microelectronic device salient points of any one in claim 1 to 8, it is characterized in that,
Describedly also comprise electroplate the major constituent solder layer on the metal column salient point before: the position at the above metal column salient point of substrate of described microelectronic component prepares metal pad; Prepare passivation layer in the substrate of described microelectronic component; The passivation layer at the described metal pad of selective removal top; Prepare ubm layer in the substrate of described microelectronic component; Make photoresist layer on described ubm layer; Photoresist layer by exposure, the described metal column salient point of development step selective removal position; Plated metal post salient point in the substrate of described microelectronic component;
Describedly on the metal column salient point, after preparation major constituent solder layer, also comprise: remove described photoresist layer;
Describedly under preset temperature, described microelectronic component is refluxed, impel described micro-component layers to dissolve in described major constituent solder layer, form described multicomponent solder layer and also comprise afterwards: the described multicomponent solder layer remaining micro-component layers in the described microelectronic component substrate of mask etching of take reaches the ubm layer except described metal column salient point position.
10. according to the described method for preparing multi-component brazing filler metal coatings of microelectronic device salient points of any one in claim 1 to 8, it is characterized in that,
Describedly also comprise electroplate the major constituent solder layer on the metal column salient point before: the position at the above metal column salient point of substrate of described microelectronic component prepares metal pad; Prepare passivation layer in the substrate of described microelectronic component; The passivation layer at the described metal pad of selective removal top; Prepare ubm layer in the substrate of described microelectronic component; Make photoresist layer on described ubm layer; Photoresist layer by exposure, the described metal column salient point of development step selective removal position; Plated metal post salient point in the substrate of described microelectronic component;
Described on the major constituent solder layer deposition also comprise after micro-component layers: remove described photoresist layer and reach the micro-component layers except described metal column salient point position;
Describedly under preset temperature, described microelectronic component is refluxed, impel described micro-component layers to dissolve in described major constituent solder layer, form described multicomponent solder layer and also comprise afterwards: take described multicomponent solder layer as the ubm layer of mask etching except described metal column salient point position.
11. according to the described method for preparing multi-component brazing filler metal coatings of microelectronic device salient points of any one in claim 1 to 8, it is characterized in that,
At least one in following material of described metal column salient point forms: copper, nickel, gold; The height of described metal column salient point is between 1 micron to 100 microns.
CN201010527576.5A 2010-10-27 2010-10-27 Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points Active CN102456630B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010527576.5A CN102456630B (en) 2010-10-27 2010-10-27 Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010527576.5A CN102456630B (en) 2010-10-27 2010-10-27 Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points

Publications (2)

Publication Number Publication Date
CN102456630A CN102456630A (en) 2012-05-16
CN102456630B true CN102456630B (en) 2014-01-01

Family

ID=46039650

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010527576.5A Active CN102456630B (en) 2010-10-27 2010-10-27 Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points

Country Status (1)

Country Link
CN (1) CN102456630B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103972118A (en) * 2014-05-28 2014-08-06 江阴长电先进封装有限公司 Forming method of metal cap of wafer-level copper pillar bump structure
CN106057692B (en) * 2016-05-26 2018-08-21 河南工业大学 A kind of three dimensional integrated circuits storehouse integrated approach and three dimensional integrated circuits
FR3088018B1 (en) * 2018-11-06 2023-01-13 Mbda France METHOD FOR BONDING BY BRASSAGE FOR IMPROVING THE FATIGUE STRENGTH OF BRAZED JOINTS

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101617396A (en) * 2007-03-23 2009-12-30 英特尔公司 Copper die bumps with electromigration cap and plated solder

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101617396A (en) * 2007-03-23 2009-12-30 英特尔公司 Copper die bumps with electromigration cap and plated solder

Also Published As

Publication number Publication date
CN102456630A (en) 2012-05-16

Similar Documents

Publication Publication Date Title
TWI279869B (en) New under bump metallurgy structural design for high reliability bumped packages
US7932169B2 (en) Interconnection for flip-chip using lead-free solders and having improved reaction barrier layers
JP3748785B2 (en) Method for forming lead-free bumps
EP0398485B1 (en) A method of making a Flip Chip Solder bond structure for devices with gold based metallisation
US7906425B2 (en) Fluxless bumping process
US6939789B2 (en) Method of wafer level chip scale packaging
US6586322B1 (en) Method of making a bump on a substrate using multiple photoresist layers
CN101241889A (en) Under bump metallurgy structure of a package and method of making same
US6756184B2 (en) Method of making tall flip chip bumps
TWI302722B (en) Ubm pad, solder contact and methods for creating a solder joint
CN109979903B (en) Semiconductor device having bump structure and method of manufacturing semiconductor device
US11587858B2 (en) Zinc-cobalt barrier for interface in solder bond applications
TWI669763B (en) Methods for forming pillar bumps on semiconductor wafers
CN102456630B (en) Method for preparing multi-component brazing filler metal coatings of microelectronic device salient points
CN105977166A (en) Method of forming metal column on metal base layer of semiconductor device
US6805279B2 (en) Fluxless bumping process using ions
CN104505376A (en) Fine-pitch solder pillar bump interconnection structure and preparation method thereof
US20210175174A1 (en) Cu-Cu Bonding for Interconnects on Bridge Chip Attached to Chips and Packaging Substrate
US20100029074A1 (en) Maskless Process for Solder Bump Production
US6620722B2 (en) Bumping process
Hong et al. Sn bumping without photoresist mould and Si dice stacking for 3-D packaging
CN102683309B (en) Wafer scale plants adapter plate structure of ball indentation brush filling through hole and preparation method thereof
US20090298277A1 (en) Maskless Process for Solder Bumps Production
CN101183653A (en) Wafer structure and forming method thereof
CN204905240U (en) Details is apart from brazing filler metal post bump interconnect structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NATIONAL CENTER FOR ADVANCED PACKAGING

Free format text: FORMER OWNER: INST OF MICROELECTRONICS, C. A. S

Effective date: 20140108

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100029 CHAOYANG, BEIJING TO: 214135 WUXI, JIANGSU PROVINCE

TR01 Transfer of patent right

Effective date of registration: 20140108

Address after: 214135 Jiangsu province Wuxi City Linghu Road No. 200 Chinese Sensor Network International Innovation Park building D1

Patentee after: National Center for Advanced Packaging Co., Ltd.

Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3

Patentee before: Institute of Microelectronics, Chinese Academy of Sciences

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20170818

Address after: 200331 room 155-2, ginkgo Road, Shanghai, Putuo District, China, 4

Patentee after: Shanghai State Intellectual Property Services Co., Ltd.

Address before: 214135 Jiangsu province Wuxi City Linghu Road No. 200 Chinese Sensor Network International Innovation Park building D1

Patentee before: National Center for Advanced Packaging Co., Ltd.

TR01 Transfer of patent right

Effective date of registration: 20191028

Address after: 214028 Jiangsu New District of Wuxi City Linghu Road No. 200 Chinese Sensor Network International Innovation Park building D1

Patentee after: National Center for Advanced Packaging Co., Ltd.

Address before: 200331 room 155-2, ginkgo Road, Shanghai, Putuo District, China, 4

Patentee before: Shanghai State Intellectual Property Services Co., Ltd.

TR01 Transfer of patent right