CN102279828A - Control device and method for converting PCI (programmable communication interface) to Flash interface - Google Patents
Control device and method for converting PCI (programmable communication interface) to Flash interface Download PDFInfo
- Publication number
- CN102279828A CN102279828A CN2011102085176A CN201110208517A CN102279828A CN 102279828 A CN102279828 A CN 102279828A CN 2011102085176 A CN2011102085176 A CN 2011102085176A CN 201110208517 A CN201110208517 A CN 201110208517A CN 102279828 A CN102279828 A CN 102279828A
- Authority
- CN
- China
- Prior art keywords
- pci
- flash
- interface
- state
- machine control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a control device and method for converting a PCI (programmable communication interface) to a Flash interface. The device comprises a PCI module, a state machine control module and a Flash interface module, wherein the PCI interface module is connected with a PCI bus through a PCI and can perform data communication with a PCI master device; the state machine control module is connected with the PCI module and is used to determine the state of the state machine control module according to the operation information acquired by the PCI module on the PCI bus; and the Flash interface module is connected with the state machine control module and is connected with a Flash memory through the Flash interface, and is used to access the Flash memory according to the state of the state machine control module. In the invention, the state machine control module is used to realize the conversion from the PCI to the Flash interface, thus the accessing reliability and transmission efficiency of the PCI converted to the Flash memory interface can be better ensured.
Description
Technical field
The present invention relates to communication technique field, particularly relate to control device and method that a kind of pci interface changes the Flash interface.
Background technology
High speed development along with ethernet technology.Ethernet has become people's routine work and life necessary tool.And the user is more and more for data transfer needs on ethernet switching device, and the requirement of transfer rate is more and more higher, and this just requires CPU (Central Processing Unit, central processing unit) can realize that with peripheral equipment high speed combines.PCI (Peripheral component interconnect, peripheral component interconnection) interface can satisfy this type of demand; And whole switching equipment generally selects for use Flash (flash memory, English name are " Flash Memory ", abbreviate " Flash " as) as memory device, thereby pci interface has considerable status and effect to the conversion of Flash interface.
Flash is mainly used in the computer platform at present, with CPU, DDR (Double Data Rate, the Double Data Rate synchronous DRAM), sound card, video card etc. constitute a computer platform system, how Flash is used to store the BOOT start-up routine, perhaps store temporary file etc., use comparatively single.
Computer platform framework of the prior art articulates Flash as the BOOT storer on the pci interface, use single, and and not mentioned its pci interface to the specific implementation strategy of Flash interface conversion.
Summary of the invention
The technical problem to be solved in the present invention provides control device and the method that a kind of pci interface changes the Flash interface, articulates Flash as the single problem of BOOT memory application in order to solve on the prior art pci interface.
For solving the problems of the technologies described above, on the one hand, the invention provides the control device that a kind of pci interface changes the Flash interface, described device comprises:
The pci interface module is connected with pci bus by pci interface, carries out data communication with the PCI main equipment;
The state machine control module is connected with described pci interface module, and the operation information on the described pci bus that is used for obtaining according to described pci interface module is determined the state of state machine control module;
The Flash interface module is connected with described state machine control module, and is connected with the Flash storer by the Flash interface, is used for the state according to described state machine control module, and described Flash storer is conducted interviews.
Further, when the operation information on the described pci bus was write operation to described Flash storer, the state of described state machine control module was for writing the Flash state, and described Flash interface module sends write command and write data form to described Flash storer; Behind the EO to be written, the state of described state machine control module is the PCI idle condition by writing the redirect of Flash state.
Further, when the operation information on the described pci bus was read operation to described Flash storer, the state of described state machine control module was for reading the Flash state, and described Flash interface module sends the form that reads instruction to described Flash storer; Continue behind the EO, the state of described state machine control module is the PCI idle condition by reading the redirect of Flash state.
On the other hand, the present invention also provides a kind of pci interface to change the control method of Flash interface, said method comprising the steps of:
A, the pci interface module is obtained operation information on the pci bus by pci interface;
B according to the operation information on the described pci bus, determines the state of state machine control module;
C, according to the state of described state machine control module, the Flash interface module conducts interviews to the Flash storer.
Further, after the operation information on obtaining described pci bus, also comprise:
Judge whether the operation that described pci bus is initiated is that described Flash storer is conducted interviews, if then change step B; If not, the state of then described state machine control module is the PCI busy condition, and the PCI slave unit corresponding with described operation information visited in the PCI slave unit address that described pci bus is distributed during according to initialization.
Further, visit after the described PCI slave unit end, the state of described state machine control module is the PCI idle condition by the redirect of PCI busy condition.
Further, when the operation information on the described pci bus was write operation to described Flash storer, the state of described state machine control module was for writing the Flash state, and described Flash interface module sends write command and write data form to described Flash storer.
Further, behind the EO to be written, the state of described state machine control module is the PCI idle condition by writing the redirect of Flash state.
Further, when the operation information on the described pci bus was read operation to described Flash storer, the state of described state machine control module was for reading the Flash state, and described Flash interface module sends the form that reads instruction to described Flash storer.
Further, behind the EO that continues, the state of described state machine control module is the PCI idle condition by reading the redirect of Flash state.
Beneficial effect of the present invention is as follows:
The present invention realizes the conversion of pci interface to the Flash interface by the control of user mode machine, making pci bus operation and Flash memory interface operate in all has concrete corresponding states in the host state machine, can guarantee better that pci interface is to the reliability of Flash memory interface visit and the high efficiency of transmission.In addition, the present invention also provides the pci interface of standard, makes the present invention to transplant flexibly, applies in other equipment.And used independent pci interface module, and the Flash interface module, it is more independent and clear to make interface realize, prevents other signals participations and influences the cooperation between each signal on the standard interface, helps the upgrading and the maintenance of system.
Description of drawings
Fig. 1 is the structural representation that a kind of pci interface changes the control device of Flash interface in the embodiment of the invention;
Fig. 2 is the realization synoptic diagram of state machine control module state machine in the embodiment of the invention;
Fig. 3 is the process flow diagram that a kind of pci interface changes the control method of Flash interface in the embodiment of the invention.
Embodiment
To articulate the Flash implementation method on the prior art pci interface blank and as the single problem of BOOT memory application in order to solve, the invention provides a kind of pci interface changes the control device and the method for Flash interface, below in conjunction with accompanying drawing and embodiment, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, does not limit the present invention.
As shown in Figure 1, the embodiment of the invention relates to the control device that a kind of pci interface changes the Flash interface, comprising:
State machine control module 102 is connected with pci interface module 101, and the operation information on the pci bus 104 that is used for obtaining according to pci interface module 101 is determined the state of state machine control module 102;
Flash interface module 103 is connected with state machine control module 102, and is connected with Flash storer 105 by the Flash interface, is used for the state according to state machine control module 102, and Flash storer 105 is conducted interviews.
In the present embodiment, pci interface module 101 has comprised communicating the pci interface of standard with the PCI main equipment, is the data and the control channel of CPU visit Flash storer 105.Pci interface module 101 externally directly links to each other with pci bus 104, internally links to each other with state machine control module 102.Pci bus 104 initiate the Flash storer is carried out reading and writing or erase operation the time, pci bus 104 sides are seen has only write operation and read operation on the pci bus 104.When pci bus 104 is carried out write operation, pci interface module 101 is responsible for write address and write data (operation information) that CPU initiates are passed to state machine control module 102, and 104 handshaking information of the pci bus in the write operation process are passed to CPU by pci bus 104.When pci bus 104 was carried out read operation, pci interface module 101 was responsible for the address of reading that CPU initiates is passed to state machine control module 102, and will pass to CPU by pci interface from the data that the Flash interface end is read back; Data, address check that pci interface module 101 also is responsible in pci bus 104 access process are calculated, and pci bus 104 arbitration information processing etc.
State machine control module 102 has comprised state redirect situation when pci bus 104 visit Flash storeies 105, is the core of the embodiment of the invention.State machine control module 102 links to each other with Flash interface module 103 with pci interface module 101 respectively.After pci bus 104 initialization are finished, state machine control module 102 is in idle condition, in case pci bus 104 is initiated bus operation, redirect promptly takes place according to instruction type (operation information) in state machine, if the operation that non-Flash institute addresses distributed is carried out, then jump to the PCI busy condition according to command content, after the pci bus operation was finished, state machine control module 102 jumped to the PCI idle condition; If the write operation that 105 addresses distributed of Flash storer are carried out then jumps to Flash write operation state according to command content, finish the Flash write operation after, state machine control module 102 jumps to the PCI idle condition; If 105 addresses distributed of Flash storer are carried out read operation, then jump to Flash read operation state according to command content, finish the Flash read operation after, state machine control module 102 jumps to the PCI idle condition.
Flash interface module 103 has comprised the Flash interface of standard, connects Flash storer 105, communicates with Flash storer 105; Be that Flash storer 105 is carried out reading and writing or the control and the data channel of sequence of operations such as wipes.Be connected with state machine control module 102 in 103 pairs of the Flash interface modules, externally link to each other with Flash storer 105.When Flash storer 105 was carried out write operation, Flash interface module 103 was responsible for providing write command, the write data form of Flash interface standard, sends to Flash storer 105.When Flash storer 105 was carried out read operation, Flash interface module 103 was responsible for providing the form that reads instruction of Flash standard, sends to Flash storer 105, and the correct read data that is returned by Flash storer 105 that receives; When Flash storer 105 is carried out erase operation,, the Flash corresponding address is operated according to the access mode of Flash interface protocol regulation.
As shown in Figure 2, the state of embodiment of the invention state machine control module 102 comprises following state:
PCI idle condition 201: this state is the default conditions of state machine control module 102.Start working when Ethernet switch equipment, promptly enter PCI idle condition 201, and after initiating bus operation on the pci bus 104, state machine control module 102 will jump to PCI busy condition 202 or Flash Access status 203 from PCI idle condition 201; After pci bus visit finished, 102 of state machine control modules jumped to PCI idle condition 201 from PCI busy condition 202.When what Flash was carried out is write operation, 102 of state machine control modules jump to the Flash state 204 of writing automatically from Flash Access status 203, after the Flash write operation was finished, 102 of state machine control modules jumped to PCI idle condition 201 from writing Flash state 204.When what Flash was carried out is read operation, 102 of state machine control modules jump to the Flash state 205 of reading automatically from Flash Access status 203, after the Flash read operation was finished, 102 of state machine control modules jumped to PCI idle condition 201 from reading Flash state 205.Do not have operation on pci bus, 102 of state machine control modules are kept PCI idle condition 201.
PCI busy condition 202: when initiating non-Flash addresses distributed read or write on the pci bus, state machine control module 102 promptly enters PCI busy condition 202.State machine control module 102 includes but not limited to following several operation from the condition that PCI idle condition 201 jumps to PCI busy condition 202: (1) distributes the read operation of address space to non-Flash; (2) non-Flash is distributed the write operation of address space; (3) to device number demand operating of pci bus equipment etc.When above operation is finished, after pci bus was released, state machine control module 102 promptly jumped to PCI idle condition 201 from PCI busy condition 202.
Flash Access status 203: when receiving on the pci bus read operation of visit Flash address or write operation when pci bus idle condition 201, state machine control module 102 promptly jumps to Flash Access status 203 from pci bus idle condition 201; Flash Access status 203 is write Flash state 204 according to the operational attribute on the pci bus if the Flash write operation then jumps to automatically, if the Flash read operation then jumps to the Flash state 205 of reading automatically.
Write Flash state 204: this state is that the automatic redirect of write operation of Flash storer comes by Flash Access status 203 according to what initiate on the pci bus, after the write operation of Flash storer is finished, write Flash state 204 and will jump to PCI idle condition 201.
Read Flash state 205: this state is that the automatic redirect of read operation of Flash storer comes by Flash Access status 203 according to what initiate on the pci bus, after the read operation of Flash storer is finished, read Flash state 205 and will jump to PCI idle condition 201.
The control device of the embodiment of the invention can by but be not limited to programmable logic device (PLD), or carrier such as ASIC (Application Specific Integrated Circuit, special IC) chip is realized.
In addition, the embodiment of the invention also relates to the control method that a kind of pci interface of being realized by said apparatus changes the Flash interface, may further comprise the steps:
A, the pci interface module is obtained operation information on the pci bus by pci interface;
B according to the operation information on the described pci bus, determines the state of state machine control module;
C, according to the state of described state machine control module, the Flash interface module conducts interviews to the Flash storer.
With a specific embodiment said method is elaborated below, as shown in Figure 3, the control method that embodiment of the invention pci interface changes Flash comprises following step:
Step 301: equipment is started working.This step is including but not limited to the electrifying startup of Ethernet switch equipment, power-down rebooting, and CPU initiates the software reset, hardware button several situations such as reset on the equipment.
Step 302:PCI initialization, in initialization procedure, CPU obtains the device number of each PCI slave unit and the address of each PCI devices allocation on the plate.Relate to of the redirect of state machine control module 102 state machines in this step from 202 of PCI idle condition 201 to PCI busy conditions; The pci bus initialization is finished, the pci bus free time;
The step 303:PCI bus free time.This step is changeed the PCI idle condition 201 of Flash interface host state machine 102 corresponding to pci interface.After the pci bus initialization is finished, when CPU does not initiate operation on the pci bus, or after the address space of the address space of visit Flash storer and non-Flash storer is finished on the pci bus, will enter this step; When the Ethernet switch device looses power, will enter step 307, equipment work finishes.
Step 304:PCI goes up new bus operation and arrives, and judges whether visit Flash corresponding address space on the pci bus; This step is corresponding to the Flash Access status 203 of state machine control module 102.If judge it is not visit Flash storer corresponding address space, then enter step 305, pci bus is visited other equipment; If judge it is visit Flash storer corresponding address space, then enter step 306, according to operational attribute, Flash is carried out reading and writing or erase operation.
The PCI slave unit address that other equipment of step 305:PCI bus access, pci bus distribute during according to initialization, the PCI slave unit that visit is corresponding.This operation has comprised inquiry PCI slave unit ID number in the pci bus initialization procedure, distribute PCI slave unit address space, or pci bus is visited sequence of operations such as non-Flash addresses distributed space.This step is corresponding to the PCI busy condition 202 of state machine control module 102.After this step is finished, will jump to step 303, the pci bus free time, wait for that new pci bus operation arrives.
Step 306:, Flash is carried out reading and writing or erase operation according to operational attribute.This step has comprised the read operation to the Flash storer, write operation or erase operation.This step is corresponding to the Flash state of writing 204 of state machine control module 102 and read Flash state 205.After this step is finished, will jump to step 303, the pci bus free time, wait for that new pci bus operation arrives.
Step 307: equipment work finishes.After the Ethernet switch device looses power, will enter this step.
The embodiment of the invention has realized the conversion of pci interface to the Flash interface, can be applied in the Ethernet switch equipment, with Flash as memory device, in order to the storage Ethernet switch release content, operational configuration file, the temporary file when deadlock file and BOOT upgrading etc.The embodiment of the invention has not only been selected high-speed data transmission interface pci interface for use, and with the segmentation use according to demand of Flash space address, the space that utilizes of having improved FLASH greatly.
The present invention realizes the conversion of pci interface to the Flash interface by the control of user mode machine, make pci bus operate, the Flash memory interface operates in all concrete corresponding states in the host state machine, can guarantee better that pci interface is to the reliability of Flash memory interface visit and the high efficiency of transmission.In addition, the present invention also provides the pci interface of standard, makes the present invention to transplant flexibly, applies in other equipment.And used independent pci interface module, and the Flash interface module, it is more independent and clear to make interface realize, prevents other signals participations and influences the cooperation between each signal on the standard interface, helps the upgrading and the maintenance of system.
Although be the example purpose, the preferred embodiments of the present invention are disclosed, it also is possible those skilled in the art will recognize various improvement, increase and replacement, therefore, scope of the present invention should be not limited to the foregoing description.
Claims (10)
1. a pci interface changes the control device of Flash interface, it is characterized in that described device comprises:
The pci interface module is connected with pci bus by pci interface, carries out data communication with the PCI main equipment;
The state machine control module is connected with described pci interface module, and the operation information on the described pci bus that is used for obtaining according to described pci interface module is determined the state of state machine control module;
The Flash interface module is connected with described state machine control module, and is connected with the Flash storer by the Flash interface, is used for the state according to described state machine control module, and described Flash storer is conducted interviews.
2. pci interface as claimed in claim 1 changes the control device of Flash interface, it is characterized in that, when the operation information on the described pci bus is write operation to described Flash storer, the state of described state machine control module is for writing the Flash state, and described Flash interface module sends write command and write data form to described Flash storer; Behind the EO to be written, the state of described state machine control module is the PCI idle condition by writing the redirect of Flash state.
3. pci interface as claimed in claim 1 changes the control device of Flash interface, it is characterized in that, when the operation information on the described pci bus is read operation to described Flash storer, the state of described state machine control module is for reading the Flash state, and described Flash interface module sends the form that reads instruction to described Flash storer; Continue behind the EO, the state of described state machine control module is the PCI idle condition by reading the redirect of Flash state.
4. the control method that pci interface changes the Flash interface is characterized in that, said method comprising the steps of:
A, the pci interface module is obtained operation information on the pci bus by pci interface;
B according to the operation information on the described pci bus, determines the state of state machine control module;
C, according to the state of described state machine control module, the Flash interface module conducts interviews to the Flash storer.
5. pci interface as claimed in claim 4 changes the control method of Flash interface, it is characterized in that, after the operation information on obtaining described pci bus, also comprises:
Judge whether the operation that described pci bus is initiated is that described Flash storer is conducted interviews, if then change step B; If not, the state of then described state machine control module is the PCI busy condition, and the PCI slave unit corresponding with described operation information visited in the PCI slave unit address that described pci bus is distributed during according to initialization.
6. pci interface as claimed in claim 5 changes the control method of Flash interface, it is characterized in that, visits after the described PCI slave unit end, and the state of described state machine control module is the PCI idle condition by the redirect of PCI busy condition.
7. pci interface as claimed in claim 4 changes the control method of Flash interface, it is characterized in that, when the operation information on the described pci bus is write operation to described Flash storer, the state of described state machine control module is for writing the Flash state, and described Flash interface module sends write command and write data form to described Flash storer.
8. pci interface as claimed in claim 7 changes the control method of Flash interface, it is characterized in that behind the EO to be written, the state of described state machine control module is the PCI idle condition by writing the redirect of Flash state.
9. pci interface as claimed in claim 4 changes the control method of Flash interface, it is characterized in that, when the operation information on the described pci bus is read operation to described Flash storer, the state of described state machine control module is for reading the Flash state, and described Flash interface module sends the form that reads instruction to described Flash storer.
10. pci interface as claimed in claim 9 changes the control method of Flash interface, it is characterized in that behind the EO that continues, the state of described state machine control module is the PCI idle condition by reading the redirect of Flash state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102085176A CN102279828A (en) | 2011-07-25 | 2011-07-25 | Control device and method for converting PCI (programmable communication interface) to Flash interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102085176A CN102279828A (en) | 2011-07-25 | 2011-07-25 | Control device and method for converting PCI (programmable communication interface) to Flash interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102279828A true CN102279828A (en) | 2011-12-14 |
Family
ID=45105286
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011102085176A Pending CN102279828A (en) | 2011-07-25 | 2011-07-25 | Control device and method for converting PCI (programmable communication interface) to Flash interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102279828A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103729165A (en) * | 2014-01-16 | 2014-04-16 | 哈尔滨工业大学 | PCI (peripheral component interconnect) slave unit core control module applied to high-speed motion control system |
| CN108897583A (en) * | 2018-06-27 | 2018-11-27 | 北京东土军悦科技有限公司 | Interchanger starts method, interchanger and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070179631A1 (en) * | 2006-01-27 | 2007-08-02 | Valeo Systems Thermiques S.A.S. | System and method of communication by serial communication bus |
| CN100568210C (en) * | 2007-07-13 | 2009-12-09 | 上海大学 | A kind of PCI adapter that is used for image processor |
| CN201583944U (en) * | 2009-12-24 | 2010-09-15 | 北京航天长征飞行器研究所 | PCI bus based real-time acquisition card realized by adopting FPGA |
| CN101169673B (en) * | 2007-10-15 | 2011-05-11 | 中兴通讯股份有限公司 | Real-time timepiece chip interface circuit control method and real-time timepiece control circuit |
-
2011
- 2011-07-25 CN CN2011102085176A patent/CN102279828A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070179631A1 (en) * | 2006-01-27 | 2007-08-02 | Valeo Systems Thermiques S.A.S. | System and method of communication by serial communication bus |
| CN100568210C (en) * | 2007-07-13 | 2009-12-09 | 上海大学 | A kind of PCI adapter that is used for image processor |
| CN101169673B (en) * | 2007-10-15 | 2011-05-11 | 中兴通讯股份有限公司 | Real-time timepiece chip interface circuit control method and real-time timepiece control circuit |
| CN201583944U (en) * | 2009-12-24 | 2010-09-15 | 北京航天长征飞行器研究所 | PCI bus based real-time acquisition card realized by adopting FPGA |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103729165A (en) * | 2014-01-16 | 2014-04-16 | 哈尔滨工业大学 | PCI (peripheral component interconnect) slave unit core control module applied to high-speed motion control system |
| CN108897583A (en) * | 2018-06-27 | 2018-11-27 | 北京东土军悦科技有限公司 | Interchanger starts method, interchanger and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101133404B (en) | System and method for communicating with memory devices | |
| CN101136000B (en) | Application processor circuit for realizing SD host slave equipment and electronic equipments thererof | |
| JP4799417B2 (en) | Host controller | |
| CN101866328B (en) | Automatically accessed serial bus read/write control method | |
| EP2506150A1 (en) | Method and system for entirety mutual access in multi-processor | |
| MX2012005934A (en) | Multi-interface solid state disk (ssd), processing method and system thereof. | |
| CN104951252A (en) | Data access method and PCIe storage devices | |
| CN104021102A (en) | CPCI serial port plate based on state machine and on-chip bus and working method of CPCI serial port plate | |
| CN104570846A (en) | FPGA (field programmable gate array) reconfiguration controller and control method thereof | |
| CN101140556A (en) | Method and device for realizing accessing multiple I2C slave device by programmable device | |
| CN105404538A (en) | FPGA-based device and method for loading and upgrading object codes | |
| CN103218337A (en) | SoC (System on Chip) and method for realizing communication between master modules and between slave modules based on wishbone bus | |
| US20100023669A1 (en) | Host controller disposed in multi-function card reader | |
| JP2007280347A (en) | Memory card and memory card control changeover method | |
| CN110968352B (en) | Reset system and server system of PCIE equipment | |
| CN101436171A (en) | Modular communication control system | |
| CN101281454A (en) | Apparatus for binding compute resource and memory resource | |
| CN101169774B (en) | Multiprocessor system, sharing control device and method for starting slave processor | |
| CN115167935A (en) | Software dynamic function reconstruction information processing method based on domestic DSP | |
| JPH11126182A (en) | Device and method for communications between computer buses | |
| CN101944075A (en) | Bus system and method and device for reading and writing low-speed bus device | |
| CN106874228A (en) | Based on I2Communication means between the controller and communication means, multi-controller of C buses | |
| CN116185499B (en) | Register data transmission method, register cache module, intelligent device and medium | |
| CN102279828A (en) | Control device and method for converting PCI (programmable communication interface) to Flash interface | |
| CN219574799U (en) | Multi-bus bridge based on AMBA bus and system on chip thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20111214 |
|
| RJ01 | Rejection of invention patent application after publication |