CN102270580A - Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube - Google Patents
Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube Download PDFInfo
- Publication number
- CN102270580A CN102270580A CN2010101945221A CN201010194522A CN102270580A CN 102270580 A CN102270580 A CN 102270580A CN 2010101945221 A CN2010101945221 A CN 2010101945221A CN 201010194522 A CN201010194522 A CN 201010194522A CN 102270580 A CN102270580 A CN 102270580A
- Authority
- CN
- China
- Prior art keywords
- high pressure
- high voltage
- pressure nmos
- nmos
- lightly doped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
The invention relates to a method for manufacturing a high voltage N-channel metal oxide semiconductor (NMOS) tube. The method at least comprises the following steps of: providing a substrate and forming a high-pressure P trap on the substrate; and forming a high voltage NMOS structure on the high voltage P trap, wherein when the high voltage NMOS structure is formed, the dosage concentration of implantation of high voltage NMOS drifts close to the drain and the source of the high voltage NMOS structure can be reduced. During manufacturing of the high voltage NMOS tube, the dosage concentration of implantation of the high voltage NMOS drifts is reduced, and the restraint of remarkable increase of leakage current after a device is subjected to a Vt stability test can be realized.
Description
Technical field
The present invention relates to a kind of method of making the high pressure NMOS pipe.
Background technology
In the prior art, the MOS device of making is carried out threshold voltage (Vt) stability test, gate voltage (GATE) adds 1.1Vcc, after continuing 168 hours under 150 ℃ the environment, as shown in Figure 1, find that the leakage current Idl of device has reached more than 1 microampere, be far longer than and receive the peace rank normally.
Summary of the invention
At the above-mentioned shortcoming and defect of prior art, the present invention proposes a kind of method of making the high pressure NMOS pipe, comes suppression device to carry out the increase of leakage current behind the Vt stability test by reducing the doping content of implanting the high pressure NMOS drift region.
In view of above-mentioned, the present invention proposes a kind of method of making the integrated high voltage metal-oxide-semiconductor, may further comprise the steps:
Substrate is provided;
On described substrate, form the high pressure P trap;
On described high pressure P trap, form the high pressure NMOS structure;
When forming the high pressure NMOS structure, reduce the drain electrode of described high pressure NMOS structure and the doping content that implant near the high pressure NMOS drift region the source electrode.
Preferred as technique scheme, when forming the high pressure NMOS structure, what implanted described high pressure NMOS drift region is N type ion, the doping content after reducing is 6.6E-12 (+/-10%) (number of ions/square centimeter).
Preferred as technique scheme, described N type ion is phosphorus or arsenic.
Preferred as technique scheme for the high pressure NMOS pipe with lightly doped drain, reduces the implant concentration of lightly doped drain.
Preferred as technique scheme, the implant concentration of described lightly doped drain is reduced to: 6.6E-12 (+/-10%) (number of ions/square centimeter).
Preferred as technique scheme for the high pressure NMOS pipe, is not provided with lightly doped drain.
The present invention reduces the doping content that implant high pressure NMOS S drift region in the manufacture process of high pressure NMOS pipe, realized device is carried out the inhibition that leakage current obviously increases behind the Vt stability test.
Below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in further detail.For the person of ordinary skill in the field, from detailed description of the invention, above-mentioned and other purposes of the present invention, feature and advantage will be apparent.
Description of drawings
Fig. 1 adopts the device of prior art manufacturing to carry out the schematic diagram of leakage current behind the Vt stability test;
Fig. 2 is the structural representation of the high pressure NMOS pipe of prior art manufacturing;
Fig. 3 adopts the device of manufacturing of the present invention to carry out the schematic diagram of leakage current behind the Vt stability test.
Embodiment
Be described in further detail below in conjunction with the method for the drawings and specific embodiments manufacturing high pressure NMOS pipe of the present invention.
A kind of method of making integrated high voltage NMOS pipe may further comprise the steps:
Substrate is provided,
On described substrate, form high pressure P trap (HVPW);
On HVPW, form the high pressure NMOS structure;
The structure of high pressure NMOS pipe as shown in Figure 2.The method that manufacturing has the high pressure NMOS pipe of structure shown in Figure 2 can be any method of the prior art, so do not describe in detail at this.
Of the present invention focusing on when forming the high pressure NMOS structure, reduces the drain electrode of described high pressure NMOS structure and near high pressure NMOS drift region (HVND:high voltage NMOS drift, the doping content of Zhi Ruing as shown in Figure 2) the source electrode.
When forming the high pressure NMOS structure, what implanted described high pressure NMOS drift region is N type ion, and the doping content after reducing is 6.6E-12 (+/-10%) (number of ions/square centimeter).Described N type ion can be phosphorus or arsenic.
Certainly, the present invention also can be used in high-voltage CMOS structure and ISO (Isolated) the high pressure NMOS structure.
As shown in Figure 3, adopt device behind the present invention after carrying out the Vt stability test, leakage current does not have obvious increase, still is in to receive the peace rank.
In addition, for having lightly doped drain (Lightly Doped Drain, the high pressure NMOS pipe of LDD, can also further come the obvious increase of suppression device leakage current after carrying out the Vt stability test by the implant concentration that reduces lightly doped drain, for example the implant concentration of described lightly doped drain is reduced to: 6.6E-12 (+/-10%) (number of ions/square centimeter).Even, the obvious increase that lightly doped drain also can suppression device carrying out leakage current behind the Vt stability test is not set in the high pressure NMOS pipe.
The above is preferred embodiment of the present invention only, is not to be used for limiting practical range of the present invention; If do not break away from the spirit and scope of the present invention, the present invention is made amendment or is equal to replacement, all should be encompassed in the middle of the protection range of claim of the present invention.
Claims (6)
1. method of making the high pressure NMOS pipe may further comprise the steps at least:
Substrate is provided;
On described substrate, form the high pressure P trap;
On described high pressure P trap, form the high pressure NMOS structure;
It is characterized in that, when forming the high pressure NMOS structure, reduce the drain electrode of described high pressure NMOS structure and the doping content that implant near the high pressure NMOS drift region the source electrode.
2. method according to claim 1 is characterized in that, when forming the high pressure NMOS structure, what implanted described high pressure NMOS drift region is N type ion, and the doping content after reducing is 6.6E-12 (+/-a 10%) number of ions/square centimeter.
3. method according to claim 2 is characterized in that, described N type ion is phosphorus or arsenic.
4. method according to claim 1 is characterized in that, for the high pressure NMOS pipe with lightly doped drain, reduces the implant concentration of lightly doped drain.
5. method according to claim 4 is characterized in that, the implant concentration of described lightly doped drain is reduced to: 6.6E-12 (+/-10%) number of ions/square centimeter.
6. method according to claim 4 is characterized in that, for the high pressure NMOS pipe, lightly doped drain is not set.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010101945221A CN102270580A (en) | 2010-06-04 | 2010-06-04 | Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010101945221A CN102270580A (en) | 2010-06-04 | 2010-06-04 | Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102270580A true CN102270580A (en) | 2011-12-07 |
Family
ID=45052824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2010101945221A Pending CN102270580A (en) | 2010-06-04 | 2010-06-04 | Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102270580A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109638014A (en) * | 2018-12-19 | 2019-04-16 | 上海华力集成电路制造有限公司 | Test structure, its manufacturing method and the method using it |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1591830A (en) * | 2003-08-27 | 2005-03-09 | 上海宏力半导体制造有限公司 | Method for forming high-voltage complementary metal oxide semiconductor by reverse ion implantation method |
CN101030601A (en) * | 2007-04-10 | 2007-09-05 | 韩小亮 | High-voltage MOSFET device |
US20080191277A1 (en) * | 2002-08-14 | 2008-08-14 | Advanced Analogic Technologies, Inc. | Isolated transistor |
CN101452839A (en) * | 2007-11-30 | 2009-06-10 | 上海华虹Nec电子有限公司 | Production method for high voltage transistor |
CN101510551A (en) * | 2009-03-30 | 2009-08-19 | 电子科技大学 | High voltage device for drive chip of plasma flat-panel display |
-
2010
- 2010-06-04 CN CN2010101945221A patent/CN102270580A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080191277A1 (en) * | 2002-08-14 | 2008-08-14 | Advanced Analogic Technologies, Inc. | Isolated transistor |
CN1591830A (en) * | 2003-08-27 | 2005-03-09 | 上海宏力半导体制造有限公司 | Method for forming high-voltage complementary metal oxide semiconductor by reverse ion implantation method |
CN101030601A (en) * | 2007-04-10 | 2007-09-05 | 韩小亮 | High-voltage MOSFET device |
CN101452839A (en) * | 2007-11-30 | 2009-06-10 | 上海华虹Nec电子有限公司 | Production method for high voltage transistor |
CN101510551A (en) * | 2009-03-30 | 2009-08-19 | 电子科技大学 | High voltage device for drive chip of plasma flat-panel display |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109638014A (en) * | 2018-12-19 | 2019-04-16 | 上海华力集成电路制造有限公司 | Test structure, its manufacturing method and the method using it |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101572250B (en) | Semiconductor device, p-type MOS transistor and manufacturing method thereof | |
US8501567B2 (en) | Manufacturing method of high voltage device | |
CN101777582A (en) | LDMOS device capable of improving grid oxygen reliability and manufacture method thereof | |
US8143130B1 (en) | Method of manufacturing depletion MOS device | |
US20130270634A1 (en) | High voltage device and manufacturing method thereof | |
CN102148247B (en) | LDMOS (lateral diffused metal-oxide-semiconductor device) capable of increasing punch-through protective voltage and manufacturing method thereof | |
CN101783299B (en) | MOS (Metal Oxide Semiconductor) formation method and threshold voltage adjustment method thereof | |
CN101452884B (en) | Multi device and method of manufacturing the same | |
CN101621071B (en) | Metal oxide semiconductor device and manufacturing method thereof | |
CN102270580A (en) | Method for manufacturing high voltage N-channel metal oxide semiconductor (NMOS) tube | |
TW466704B (en) | Integrated circuit | |
CN103730419B (en) | A kind of threshold voltage adjustment method | |
CN101431024B (en) | Method for separately optimizing source and drain | |
CN103367431A (en) | Ldmos transistor and manufacturing method thereof | |
CN101150068A (en) | Method for reducing GIDL effect | |
CN103050510B (en) | ESD (electronic static discharge) device in RFLDMOS (ratio frequency laterally diffused metal oxide semiconductor) process and manufacture method of ESD device | |
CN103378145A (en) | High-voltage component and manufacturing method thereof | |
JP5458700B2 (en) | Ion implantation method | |
CN103295913B (en) | Improve the method for semiconductor device Negative Bias Temperature Instability | |
CN111092120A (en) | Field effect transistor device and method of manufacturing the same | |
US9818790B2 (en) | Solid-state imaging device and manufacturing method thereof | |
CN104393049A (en) | SOI (Silicon On Insulator) NMOS (N-channel Metal Oxide Semiconductor) device and manufacturing method for improving ESD (Electronic Static Discharge) protection capability | |
CN108598003B (en) | Method for improving stress effect of MOS (Metal oxide semiconductor) tube | |
CN103000523A (en) | PMOS (P-channel metal oxide semiconductor) transistor structure and manufacturing method thereof | |
CN102693904B (en) | Method for reducing HCI effect of I/O MOS device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20111207 |