CN102035503B - Filtering device and filtering method of cascaded integral comb filter - Google Patents

Filtering device and filtering method of cascaded integral comb filter Download PDF

Info

Publication number
CN102035503B
CN102035503B CN201010554649.XA CN201010554649A CN102035503B CN 102035503 B CN102035503 B CN 102035503B CN 201010554649 A CN201010554649 A CN 201010554649A CN 102035503 B CN102035503 B CN 102035503B
Authority
CN
China
Prior art keywords
cascaded
comb filter
output signal
signal
filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201010554649.XA
Other languages
Chinese (zh)
Other versions
CN102035503A (en
Inventor
马涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Juquan Technology Nanjing Co ltd
Original Assignee
HI-TREND TECHNOLOGY (SHANGHAI) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HI-TREND TECHNOLOGY (SHANGHAI) Co Ltd filed Critical HI-TREND TECHNOLOGY (SHANGHAI) Co Ltd
Priority to CN201010554649.XA priority Critical patent/CN102035503B/en
Publication of CN102035503A publication Critical patent/CN102035503A/en
Application granted granted Critical
Publication of CN102035503B publication Critical patent/CN102035503B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Filters That Use Time-Delay Elements (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

本发明涉及通信领域,公开了一种滤波装置及级联积分梳状滤波器的滤波方法。本发明中,通过对级联积分梳状滤波器中包含的级联积分器和级联梳状滤波器的复用,使得同一个级联积分梳状滤波器既可以作为级联积分梳状抽取滤波器进行工作,也可以作为级联积分梳状插值滤波器进行工作,从而无需在接收通道和发送通道各设置一个级联积分梳状滤波器,在达到性能指标的同时,较好地节省逻辑资源,降低了成本。

The invention relates to the communication field, and discloses a filtering device and a filtering method of a cascaded integral comb filter. In the present invention, by multiplexing the cascaded integrators and cascaded comb filters included in the cascaded integral comb filter, the same cascaded integral comb filter can be used as a cascaded integral comb filter The filter can also work as a cascaded integral comb interpolation filter, so that there is no need to set a cascaded integral comb filter in the receiving channel and the transmitting channel, and it can save logic while achieving the performance index. resources, reducing costs.

Description

The filtering method of filter and cascade integral comb filter
Technical field
The present invention relates to the communications field, particularly the upper and lower converter technique in the communications field.
Background technology
Digital Down Convert (Digital Down Conversion is called for short " DDC ") and Digital Up Convert (Digital Up Conversion is called for short " DUC ") are one of key technologies in communication system.As shown in Figure 1, in digital transmitter, base band data is through DUC, sample rate is improved, pass through again CFR (crest factor decay) and DPD (digital pre-distortion), then pass through mixing and DAC (digital to analog converter), useful signal is moved to RF (radio frequency) and send; At receiving terminal, signal, after analog-to-digital conversion (AD), through DDC, is delivered to Base-Band Processing.
Wherein, DDC mainly comprises mixing and filtering extraction process, wherein decimation filter is generally by cascade integral comb filter (Cascaded Integrator Comb filter, be called for short " cic filter "), half-band filter (Half Band filter, be called for short " HB filter ") and finite impulse response filter (Finite Impulse Response is called for short " FIR filter ") formation.The effect of decimation filter, is the sample rate of signal after reduction mixing, the line frequency of going forward side by side compensation and low-pass filtering, thus useful signal is moved to base band, and make this signal in lower sample frequency, thus the burden of follow-up Base-Band Processing greatly reduced.Cic filter has good low-frequency filter characteristics.In view of cic filter has without multiplier, can be applied to wider frequency translation scope without coefficient storage unit, simple in structure and regular, same structure, etc. advantage, cic filter is as the essential elements of DDC, usually be used as the first order of decimation filter, as shown in Figure 2, the NCO in Fig. 2 represents digital controlled oscillator (Number Controlled Oscillator).
As shown in Figure 3, wherein module 320 is abstraction module to cic filter structure in DDC, in every R sampling, extracts a sampling, thereby completes R down-conversion doubly, and wherein R is extraction yield, i.e. down-conversion multiple.Module 310 is cascade integrator, exports for input signal being carried out after cascade integral is processed, and is made up of, as shown in Figure 4 N integrator cascade.Signal sampling frequency is f s.Wherein, the exponent number that N is cic filter, transfer function is:
Figure BSA00000355827000021
module 330 is cascade comb filter, exports for input signal being carried out after comb filtering is processed, and is made up of, as shown in Figure 5 N comb filter cascade.Signal sampling frequency is f s/ R.Wherein, M is delay factor, is generally 1 or 2.N is the exponent number of cic filter, and transfer function is: H c(z)=(1-z -M) n.
DUC is the inverse process of DDC.DUC uses CIC interpolation filter to carry out filtering interpolation.As shown in Figure 6, wherein module 620 is interpolating module to CIC interpolation filter, inserts R-1 0 between two adjacent sampled values, thereby sample rate is improved to R doubly.Module 310 is above-mentioned cascade integrator, and module 330 is above-mentioned cascade comb filter.
In half-duplex operation, receive and share a carrier channel with sending, but synchronization can only send and maybe can only receive data.Therefore, half-duplex communication device, sending and receiving function is that timesharing is effective.Under sending mode, sending function is effective; Under receiving mode, receiving function is (as shown in Figure 7) effectively.In existing design, the sending mode function of equipment and receiving mode function be design respectively often.Therefore, in sending function module, there is CIC interpolation filter, in receiving module, have CIC decimation filter.That is to say, in traditional design, in reception and sendaisle, have 2 cic filters.
But the present inventor finds, in traditional design, does not make full use of CIC interpolation filter and CIC decimation filter in characteristic and structural similitude, has caused the waste of logical resource.
Summary of the invention
The object of the present invention is to provide the filtering method of a kind of filter and cascade integral comb filter, make in reaching performance index, save preferably logical resource, reduce costs.
For solving the problems of the technologies described above, embodiments of the present invention provide a kind of filter, comprise cascade integral comb filter, and this cascade integral comb filter for carrying out after filtering extraction is processed exporting to the signal of input in the time need carrying out down-conversion; And for the signal of input being carried out after filtering interpolation is processed exporting in the time need carrying out up-conversion.
Embodiments of the present invention also provide a kind of filtering method of cascade integral comb filter, comprise following steps:
Multiplexing by cascade integrator and cascade comb filter, in the time that need carry out down-conversion, cascade integral comb filter carries out after filtering extraction is processed exporting to the signal of input, in the time that need carry out up-conversion, cascade integral comb filter carries out after filtering interpolation is processed exporting to the signal of input.
Compared with prior art, the main distinction and effect thereof are embodiment of the present invention:
In the time that need carry out down-conversion, cascade integral comb filter carries out filtering extraction to the signal of input and processes rear output, and in the time that need carry out up-conversion, cascade integral comb filter carries out after filtering interpolation is processed exporting to the signal of input.The processing that both can become for upper frequency due to cascade integrator and cascade comb filter, the processing that also can become for lower frequency, make same cic filter both can under receiving mode, carry out work as CIC decimation filter, also can under sending mode, carry out work as CIC interpolation filter, thereby without at receive path and sendaisle, a cic filter being respectively set, in reaching performance index, save preferably logical resource, reduce cost.
Further, utilize several data selectors, realize the multiplexing of cascade integrator and cascade comb filter, make in the time that needs carry out lower frequency change, the operating state of cic filter is equal to CIC decimation filter; While frequently change on needs carry out, the operating state of cic filter is equal to CIC interpolation filter, thereby realizes the multiplexing of cic filter with less cost.
Further, in the time there is the switching between receiving mode and sending mode and/or need Global reset, by reseting module, cascade integrator, abstraction module, cascade comb filter, interpolating module are resetted, to avoid in pattern transfer process, the impact of the data of having stored on new arithmetic operation.
Accompanying drawing explanation
Fig. 1 is the processing schematic diagram according to DDC of the prior art and DUC;
Fig. 2 is according to the structural representation of DDC module of the prior art;
Fig. 3 is according to the cic filter structural representation in DDC of the prior art;
Fig. 4 is the structural representation according to cascade integrator of the prior art;
Fig. 5 is according to the structural representation of cascade comb filter of the prior art;
Fig. 6 is according to the cic filter structural representation in DUC of the prior art;
Fig. 7 receives and sends the schematic diagram that shares a carrier channel according to half-duplex communication device of the prior art;
Fig. 8 is the filter structural representation according to first embodiment of the invention;
Fig. 9 is according to the structural representation of the reseting module in first embodiment of the invention.
Figure 10 is the filtering method flow chart according to the cascade integral comb filter of third embodiment of the invention.
Embodiment
In the following description, in order to make reader understand the application better, many ins and outs have been proposed.But, persons of ordinary skill in the art may appreciate that even without these ins and outs and the many variations based on following execution mode and modification, also can realize the each claim of the application technical scheme required for protection.
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing, embodiments of the present invention are described in further detail.
Because the frequency characteristic of cic filter is only subject to its 3 parameter influences: extract or interpolation multiple the R mentioning in above; The exponent number of CIC, the N mentioning in above; Delay factor, the M mentioning in above.Therefore, when above-mentioned 3 parameters are fixed, the frequency characteristic of cic filter, or claim filtering characteristic just fixing.That is to say, for same application, signal bandwidth is relatively-stationary, and the DUC carrying out under sending mode is the inverse process of the DDC that carries out under receiving mode.Therefore can use the cic filter of identical parameters (R, N, M).CIC interpolation filter and CIC decimation filter that comparative parameter (R, N, M) is identical, visible, both cascade integrator are identical, and are operated in identical clock frequency.Equally, both cascade comb filter are also identical, and are operated in identical clock frequency.Just, in the process of DUC, need to use CIC interpolation filter structure (Fig. 6), and use an interpolating module 620; And under receiving mode, need to use CIC decimation filter structure (Fig. 4), and use an abstraction module 320.
Based on above analysis, in the present invention, by the time-sharing multiplex to cascade integrator and cascade comb filter, make the same cic filter in half-duplex apparatus both can under receiving mode, carry out work as CIC decimation filter, also can under sending mode, carry out work as CIC interpolation filter.
First embodiment of the invention relates to a kind of filter, comprises cic filter.The core of present embodiment is, cic filter for carrying out after filtering extraction is processed exporting to the signal of input when need carry out down-conversion; And for the signal of input being carried out after filtering interpolation is processed exporting in the time need carrying out up-conversion.
Specifically, as shown in Figure 8, this cic filter comprises the structure of this cic filter:
Cascade integrator 310, exports for input signal being carried out after cascade integral is processed.
Abstraction module 320 is exported after input signal being extracted to sampling, and the frequency conversion multiple of this abstraction module is R1.
Cascade comb filter 330, exports for input signal being carried out after comb filtering is processed.
Interpolating module 620, for input signal is carried out exporting after interpolation, the frequency conversion multiple of this interpolating module is R2.
The first data selector 810, for the output signal of the output signal in cic filter front stage circuits and interpolating module, selects a kind of input signal as cascade integrator.
The second data selector 820, for the output signal in cascade integrator and low level, selects a kind of input signal as abstraction module.
The 3rd data selector 830, for the output signal of the output signal at abstraction module and cic filter front stage circuits, selects a kind of input signal as cascade comb filter.
The 4th data selector 840, for the output signal of the output signal in cascade comb filter and cascade integrator, selects a kind of output signal as cic filter.
Reseting module, for resetting to cascade integrator, abstraction module, cascade comb filter, interpolating module.This reseting module, in the time the switching between receiving mode and sending mode occurring and/or need Global reset, resets to cascade integrator, abstraction module, cascade comb filter, interpolating module.
Specifically, data selector 810,820,830 and 840 all, according to for representing the current id signal in reception or the state of transmission, is selected.In the present embodiment, take id signal as 0 o'clock, represent currently in sending mode, in the time that id signal is 1, representing current is example in receiving mode, is specifically described.
If id signal is 1, illustrate currently in receiving mode, the first data selector 810 selects the output signal of cic filter front stage circuits as the input signal of cascade integrator; The second data selector 820 selects the output signal of cascade integrator as the input signal of abstraction module; The output signal of the 3rd data selector 830 selecting extraction modules is as the input signal of cascade comb filter; The 4th data selector 840 selects the output signal of cascade comb filter as the output signal of cic filter.
If id signal is 0, illustrate current in sending mode, the 3rd data selector 830 selects the output signal of cic filter front stage circuits as the input signal of cascade comb filter, the input signal that the output signal of cascade comb filter is interpolating module; The first data selector 810 selects the output signal of interpolating module as the input signal of cascade integrator; The 4th data selector 840 selects the output signal of cascade integrator as the output signal of cic filter.The second data selector 820 is selected the input signal of low level as abstraction module.
As shown in Figure 8, the line that sending mode and receiving mode are shared and module, used and add thick lines mark; The line and the module that only under sending mode, use, used dotted line mark; The line and the module that only under receiving mode, use, used solid line.Rec_tran signal indication id signal in Fig. 8, the selection of sending mode and receiving mode is by this rec_tran signal controlling.(Low level effective, resets interlock circuit to reset signal indication reset signal in Fig. 8; High level, circuit is normally worked).Data_in signal is data input signal, from the data output signal of the front stage circuits of this cic filter.Data_out signal is data output signal, and this data_out signal is gone to the late-class circuit of this cic filter through a 1 tunnel-2 circuit-switched data distributor 850.Such as if under receiving mode (being that rec_tran signal is 1), this cic filter is equal to a CIC decimation filter, data_out signal will be input to the late-class circuit of CIC decimation filter of the prior art so; If under sending mode (being that rec_tran signal is 0), this cic filter is equal to a CIC interpolation filter, and data_out signal will be input to the late-class circuit of CIC interpolation filter of the prior art so.That is to say, the output signal of the cic filter in present embodiment will be through a 1 tunnel-2 circuit-switched data distributor, select the data input signal using the output signal of this cic filter as the late-class circuit of CIC decimation filter, the maybe data input signal using the output signal of this cic filter as the late-class circuit of CIC interpolation filter by this 1 tunnel-2 circuit-switched data distributor.
It is worth mentioning that, in the present embodiment, utilize reseting module at Global reset with in pattern transfer process, provide reset signal reset, can effectively avoid in pattern transfer process the impact of the data of having stored on new arithmetic operation.In actual applications, this reseting module only can be realized with two d type flip flops and few combinational logic circuit, and as shown in Figure 9, wherein, rst_n signal is that (Low level effective, resets interlock circuit to global reset signal; High level, circuit is normally worked), module 910 and 920 is d type flip flop, and module 930 is XOR gate, and module 940 is not gate, and module 950 is and door.When rst_n is low level, or rec_tran occur reversion change time, reset produces low level signal, exports to cascade integrator, abstraction module, cascade comb filter and interpolating module as reset signal; When rst_n is high level, and rec_tran is while remaining unchanged, and reset signal is high level, and cascade integrator, abstraction module, cascade comb filter and interpolating module are normally worked.
Be not difficult to find, in the present embodiment, the processing that both can become for upper frequency due to cascade integrator and cascade comb filter, the processing that also can become for lower frequency, make same cic filter both can under receiving mode, carry out work as CIC decimation filter, also can under sending mode, carry out work as CIC interpolation filter, thereby without at receive path and sendaisle, a cic filter being respectively set, in reaching performance index, save preferably logical resource, reduce cost, can be applicable to low-voltage powerline carrier communication chip.That is to say, use cic filter as shown in Figure 8, save the cascade integrator of a cic filter and the resource of cascade comb filter with respect to traditional design, saved the adder of 2N B position and (N+NM) resource of individual d type flip flop.
And, by utilizing several data selectors, realize the multiplexing of cascade integrator and cascade comb filter, make in the time that needs carry out lower frequency change, the operating state of cic filter is equal to CIC decimation filter.While frequently change on needs carry out, the operating state of cic filter is equal to CIC interpolation filter, thereby realizes the multiplexing of cic filter with less cost.Make a concrete analysis of as follows:
With cic filter conventional in communication (12 bit inputs, 12 bit outputs, N=6) be example, if use full precision model (full accuracy model, in design process, every one-level is all used the wide register of most significant digit, thereby avoid spillover), be the middle maximum bit wide 46bit that all use at different levels of cic filter, be truncation (cut-out) at output port data_out place, the resource that 4 data selectors take in chip hejian 0.18um 3.3V lib is about 0.56K door, and (the shared resource of reseting module is very little, can ignore), and 1 cic filter saving, the resource taking in chip hejian 0.18um 3.3V lib is about 9.6K door, that is to say, income is 9.6K door-0.56K door, be about 9K door.
With cic filter conventional in communication (12 bit inputs, 12 bit outputs, N=6) be example, if use min bit-width model, be the rounding and truncation (rounding off and cut position) that all use at different levels in the middle of CIC, to reduce resource occupation, the resource that 4 data selectors take in chip hejian0.18um 3.3V lib is about 0.28K door, and (the shared resource of reseting module is very little, can ignore), and 1 cic filter saving, the resource taking in chip hejian 0.18um 3.3V lib is about 6.2K door, that is to say, income is 6.2K door-0.28K door, be about 6K door.
More known by above analysis, use present embodiment, the resource that can save about 1 CIC filer circuit.In conventional design, the resource of this saving is approximately 6K door to 9K door.And, along with the increase of the progression N of required cic filter in design, the increase that will be directly proportional of the resource of this saving.
Second embodiment of the invention relates to a kind of filter.The second execution mode and the first execution mode are basic identical, and difference is mainly:
In the first embodiment, id signal is 0 o'clock, represents currently in sending mode, in the time that id signal is 1, represents current in receiving mode.And in the present embodiment, id signal is 0 o'clock, represent currently in receiving mode, in the time that id signal is 1, represent current in sending mode.
That is to say, in the time that rec_tran signal is 0, illustrate currently in receiving mode, the first data selector 810 selects the output signal of cic filter front stage circuits as the input signal of cascade integrator; The second data selector 820 selects the output signal of cascade integrator as the input signal of abstraction module; The output signal of the 3rd data selector 830 selecting extraction modules is as the input signal of cascade comb filter; The 4th data selector 840 selects the output signal of cascade comb filter as the output signal of cic filter.
When rec_tran signal is 1, illustrate current in sending mode, the 3rd data selector 830 selects the output signal of cic filter front stage circuits as the input signal of cascade comb filter, the input signal that the output signal of cascade comb filter is interpolating module; The first data selector 810 selects the output signal of interpolating module as the input signal of cascade integrator; The 4th data selector 840 selects the output signal of cascade integrator as the output signal of cic filter.The second data selector 820 is selected the input signal of low level as abstraction module.
Third embodiment of the invention relates to a kind of filtering method of cic filter.In the present embodiment, utilize the first data selector, the second data selector, the 3rd data selector and the 4th data selector, realization is multiplexing to cascade integrator and cascade comb filter.Wherein, the first data selector, in the output signal of cic filter front stage circuits and the output signal of interpolating module, is selected a kind of input signal as cascade integrator; The second data selector, in the output signal and low level of cascade integrator, is selected a kind of input signal as abstraction module; The 3rd data selector, in the output signal of abstraction module and the output signal of cic filter front stage circuits, is selected a kind of input signal as cascade comb filter; The 4th data selector, in the output signal of cascade comb filter and the output signal of cascade integrator, is selected a kind of output signal as cic filter.The first data selector, the second data selector, the 3rd data selector and the 4th data selector, all, according to for representing the current id signal in reception or the state of transmission, select.In the present embodiment, take id signal as 0 o'clock, represent currently in sending mode, in the time that id signal is 1, representing current is example in receiving mode, is specifically described.
Idiographic flow as shown in figure 10, in step 1000, judges current mode of operation, if work at present at receiving mode, id signal is 1; If work at present is at sending mode, id signal is 0.
If id signal is 1, illustrate currently in receiving mode, the first data selector selects the output signal of cic filter front stage circuits as the input signal of cascade integrator, enters step 1001.If current in sending mode, if id signal is 0, illustrate currently in sending mode, the 3rd data selector selects the output signal of cic filter front stage circuits as the input signal of cascade comb filter, enters step 1007.
In step 1001, by cascade integrator, the output signal of cic filter front stage circuits is carried out to cascade integral processing.
Then, in step 1002, the second data selector selects the output signal of cascade integrator as the input signal of abstraction module, by abstraction module, the signal of cascade integrator output is extracted to sampling.The frequency conversion multiple of this abstraction module is R1.
Then,, in step 1003, the output signal of the 3rd data selector selecting extraction module, as the input signal of cascade comb filter, is carried out comb filtering processing by cascade comb filter to the signal of abstraction module output.
Then,, in step 1004, the 4th data selector selects the output signal of cascade comb filter as the output signal output of cic filter.The output signal of this cic filter, through a 1 tunnel-2 circuit-switched data distributor, is exported to the output signal of this cic filter by this 1 tunnel-2 circuit-switched data distributor the late-class circuit of CIC decimation filter.That is to say, under receiving mode (being that id signal is 1), this cic filter is equal to a CIC decimation filter, and the output signal of cic filter will be input to the late-class circuit of CIC decimation filter of the prior art so.
Then, in step 1005, judge whether to occur the switching between receiving mode and sending mode and/or needed Global reset, if there is pattern switching and/or needed Global reset, enter step 1006, cascade integrator, abstraction module, cascade comb filter and interpolating module are resetted, and enter step 1000 after reset.If emergence pattern does not switch and do not need Global reset yet, get back to step 1001.
In step 1007, by cascade comb filter, the output signal of cic filter front stage circuits is carried out to comb filtering processing.
Then, in step 1008, by interpolating module, the output signal of cascade comb filter is carried out to interpolation, the frequency conversion multiple of this interpolating module is R2.In the present embodiment, the frequency conversion multiple R1 of abstraction module can equal the frequency conversion multiple R2 of interpolating module, also can be not equal to the frequency conversion multiple R2 of interpolating module.
Then, in step 1009, the first data selector selects the output signal of interpolating module as the input signal of cascade integrator, by cascade integrator, the signal of interpolating module output is carried out to cascade integral processing.
Then,, in step 1010, the 4th data selector selects the output signal of cascade integrator as the output signal of cic filter.The second data selector is selected the input signal of low level as abstraction module.The output signal of this cic filter, through a 1 tunnel-2 circuit-switched data distributor, is exported to the output signal of this cic filter by this 1 tunnel-2 circuit-switched data distributor the late-class circuit of CIC interpolation filter.That is to say, under sending mode (being that id signal is 0), this cic filter is equal to a CIC interpolation filter, and the output signal of cic filter will be input to the late-class circuit of CIC interpolation filter of the prior art so.
Then, in step 1011, judge whether to occur the switching between receiving mode and sending mode and/or needed Global reset, if there is pattern switching and/or needed Global reset, enter step 1012, cascade integrator, abstraction module, cascade comb filter, interpolating module are resetted, and enter step 1000 after reset.If emergence pattern does not switch and do not need Global reset yet, get back to step 1007.
Be not difficult to find, present embodiment is the method execution mode corresponding with the first execution mode, present embodiment can with the enforcement of working in coordination of the first execution mode.The correlation technique details of mentioning in the first execution mode is still effective in the present embodiment, in order to reduce repetition, repeats no more here.Correspondingly, the correlation technique details of mentioning in present embodiment also can be applicable in the first execution mode.
Four embodiment of the invention relates to a kind of filtering method of cascade integral comb filter.The 4th execution mode and the 3rd execution mode are basic identical, and difference is mainly:
In the 3rd execution mode, id signal is 0 o'clock, represents currently in sending mode, in the time that id signal is 1, represents current in receiving mode.And in the present embodiment, id signal is 0 o'clock, represent currently in receiving mode, in the time that id signal is 1, represent current in sending mode.
Be not difficult to find, present embodiment is the method execution mode corresponding with the second execution mode, present embodiment can with the enforcement of working in coordination of the second execution mode.The correlation technique details of mentioning in the second execution mode is still effective in the present embodiment, in order to reduce repetition, repeats no more here.Correspondingly, the correlation technique details of mentioning in present embodiment also can be applicable in the second execution mode.
It should be noted that, each method execution mode of the present invention all can be realized in modes such as software, hardware, firmwares.No matter the present invention realizes with software, hardware or firmware mode, instruction code can be stored in the memory of computer-accessible of any type (for example permanent or revisable, volatibility or non-volatile, solid-state or non-solid-state, fixing or removable medium etc.).Equally, memory can be for example programmable logic array (Programmable Array Logic, be called for short " PAL "), random access memory (Random Access Memory, be called for short " RAM "), programmable read only memory (Programmable Read Only Memory, be called for short " PROM "), read-only memory (Read-Only Memory, be called for short " ROM "), Electrically Erasable Read Only Memory (Electrically Erasable Programmable ROM, be called for short " EEPROM "), disk, CD, digital versatile disc (Digital Versatile Disc, be called for short " DVD ") etc.
Although pass through with reference to some of the preferred embodiment of the invention, the present invention is illustrated and described, but those of ordinary skill in the art should be understood that and can do various changes to it in the form and details, and without departing from the spirit and scope of the present invention.

Claims (14)

1.一种滤波装置,包含级联积分梳状滤波器,其特征在于,1. A filtering device comprising a cascaded integral comb filter, characterized in that, 所述级联积分梳状滤波器,用于当需进行下变频时对输入的信号进行抽取滤波处理后输出;以及用于当需进行上变频时对输入的信号进行插值滤波处理后输出;The cascaded integral comb filter is used for outputting the input signal after decimation filtering processing when down-conversion is required; and for outputting the input signal after interpolation filtering processing when up-conversion is required; 所述级联积分梳状滤波器包含级联积分器、抽取模块、级联梳状滤波器、插值模块;The cascaded integral comb filter includes a cascaded integrator, an extraction module, a cascaded comb filter, and an interpolation module; 当需进行下变频时,所述级联积分器的输入信号为级联积分梳状滤波器前级电路的输出信号,所述级联积分器的输出信号为所述抽取模块的输入信号;所述级联梳状滤波器的输入信号为所述抽取模块的输出信号,所述级联梳状滤波器的输出信号为所述级联积分梳状滤波器的输出信号;When down-conversion is required, the input signal of the cascaded integrator is the output signal of the front-stage circuit of the cascaded integration comb filter, and the output signal of the cascaded integrator is the input signal of the extraction module; The input signal of the cascaded comb filter is the output signal of the extraction module, and the output signal of the cascaded comb filter is the output signal of the cascaded integral comb filter; 当需进行上变频时,所述级联梳状滤波器的输入信号为所述级联积分梳状滤波器前级电路的输出信号,所述级联梳状滤波器的输出信号为所述插值模块的输入信号;所述级联积分器的输入信号为所述插值模块的输出信号,所述级联积分器的输出信号为所述级联积分梳状滤波器的输出信号;When up-conversion is required, the input signal of the cascaded comb filter is the output signal of the front-stage circuit of the cascaded integral comb filter, and the output signal of the cascaded comb filter is the interpolated The input signal of the module; the input signal of the cascaded integrator is the output signal of the interpolation module, and the output signal of the cascaded integrator is the output signal of the cascaded integrating comb filter; 第一数据选择器,用于在所述级联积分梳状滤波器前级电路的输出信号和所述插值模块的输出信号中,选择一种作为所述级联积分器的输入信号;The first data selector is used to select one of the output signals of the front-stage circuit of the cascaded integrating comb filter and the output signal of the interpolation module as the input signal of the cascaded integrator; 第二数据选择器,用于在所述级联积分器的输出信号和低电平中,选择一种作为所述抽取模块的输入信号;The second data selector is used to select one of the output signal and the low level of the cascaded integrator as the input signal of the extraction module; 第三数据选择器,用于在所述抽取模块的输出信号和所述级联积分梳状滤波器前级电路的输出信号中,选择一种作为所述级联梳状滤波器的输入信号;The third data selector is used to select one of the output signal of the decimation module and the output signal of the front-stage circuit of the cascaded integral comb filter as the input signal of the cascaded comb filter; 第四数据选择器,用于在所述级联梳状滤波器的输出信号和所述级联积分器的输出信号中,选择一种作为所述级联积分梳状滤波器的输出信号。The fourth data selector is configured to select one of the output signal of the cascaded comb filter and the output signal of the cascaded integrator as the output signal of the cascaded integrating comb filter. 2.根据权利要求1所述的滤波装置,其特征在于,所述级联积分梳状滤波器在同一时刻工作在接收状态或发送状态;2. filtering device according to claim 1, is characterized in that, described cascaded integral comb filter works in receiving state or sending state at the same moment; 所述第一数据选择器、所述第二数据选择器、所述第三数据选择器和所述第四数据选择器,均根据用于表示当前处于接收或发送状态的标识信号,进行选择。The first data selector, the second data selector, the third data selector and the fourth data selector all make selections according to an identification signal indicating that they are currently in a receiving or sending state. 3.根据权利要求2所述的滤波装置,其特征在于,所述第一数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联积分梳状滤波器前级电路的输出信号作为所述级联积分器的输入信号,在所述标识信号表示当前处于发送状态时,选择所述插值模块的输出信号作为所述级联积分器的输入信号;3. The filter device according to claim 2, wherein the first data selector selects the output of the cascaded integral comb filter front-stage circuit when the identification signal indicates that it is currently in a receiving state The signal is used as the input signal of the cascaded integrator, and when the identification signal indicates that it is currently in the sending state, the output signal of the interpolation module is selected as the input signal of the cascaded integrator; 所述第二数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联积分器的输出信号作为所述抽取模块的输入信号,在所述标识信号表示当前处于发送状态时,选择所述低电平作为所述抽取模块的输入信号;The second data selector selects the output signal of the cascaded integrator as the input signal of the extraction module when the identification signal indicates that it is currently in a receiving state, and when the identification signal indicates that it is currently in a sending state, Selecting the low level as the input signal of the extraction module; 所述第三数据选择器在所述标识信号表示当前处于接收状态时,选择所述抽取模块的输出信号作为所述级联梳状滤波器的输入信号,在所述标识信号表示当前处于发送状态时,选择所述级联积分梳状滤波器前级电路的输出信号作为所述级联梳状滤波器的输入信号;The third data selector selects the output signal of the extraction module as the input signal of the cascaded comb filter when the identification signal indicates that it is currently in a receiving state, and when the identification signal indicates that it is currently in a sending state , select the output signal of the front-stage circuit of the cascaded integral comb filter as the input signal of the cascaded comb filter; 所述第四数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联梳状滤波器的输出信号作为所述级联积分梳状滤波器的输出信号,在所述标识信号表示当前处于发送状态时,选择所述级联积分器的输出信号作为所述级联积分梳状滤波器的输出信号。The fourth data selector selects the output signal of the cascaded comb filter as the output signal of the cascaded integral comb filter when the identification signal indicates that it is currently in a receiving state. Indicates that when it is currently in a sending state, the output signal of the cascaded integrator is selected as the output signal of the cascaded integrating comb filter. 4.根据权利要求1至3中任一项所述的滤波装置,其特征在于,所述级联积分梳状滤波器还包含:4. The filter device according to any one of claims 1 to 3, wherein the cascaded integral comb filter also includes: 复位模块,用于对所述级联积分器、所述抽取模块、所述级联梳状滤波器、和所述插值模块进行复位。A reset module, configured to reset the cascaded integrator, the decimation module, the cascaded comb filter, and the interpolation module. 5.根据权利要求4所述的滤波装置,其特征在于,所述复位模块在发生接收模式和发送模式之间的切换和/或需要全局复位时,对所述级联积分器、所述抽取模块、所述级联梳状滤波器、所述插值模块进行复位。5. The filter device according to claim 4, characterized in that, the reset module resets the cascaded integrator, the extraction module, the cascaded comb filter, and the interpolation module are reset. 6.根据权利要求1至3中任一项所述的滤波装置,其特征在于,所述抽取模块的变频倍数与所述插值模块的变频倍数相等。6. The filtering device according to any one of claims 1 to 3, characterized in that, the frequency conversion multiple of the extraction module is equal to the frequency conversion multiple of the interpolation module. 7.根据权利要求1至3中任一项所述的滤波装置,其特征在于,所述滤波装置还包含一个1路-2路数据分配器;7. The filter device according to any one of claims 1 to 3, characterized in that, the filter device also comprises a 1-2 road data distributor; 所述级联积分梳状滤波器的输出信号经过所述1路-2路数据分配器,由该1路-2路数据分配器选择将该级联积分梳状滤波器的输出信号作为级联积分梳状抽取滤波器的后级电路的数据输入信号,或将该级联积分梳状滤波器的输出信号作为级联积分梳状插值滤波器的后级电路的数据输入信号。The output signal of the cascaded integral comb filter passes through the 1-2 road data distributor, and the output signal of the cascaded integral comb filter is selected by the 1-2 data distributor as the cascaded The data input signal of the subsequent circuit of the integral comb decimation filter, or the output signal of the cascaded integral comb filter is used as the data input signal of the subsequent circuit of the cascaded integral comb interpolation filter. 8.根据权利要求1至3中任一项所述的滤波装置,其特征在于,所述级联积分梳状滤波器应用于低压电力线载波通信芯片。8. The filter device according to any one of claims 1 to 3, characterized in that the cascaded integral comb filter is applied to a low-voltage power line carrier communication chip. 9.一种级联积分梳状滤波器的滤波方法,其特征在于,包含以下步骤:9. a filtering method of cascaded integral comb filter, is characterized in that, comprises the following steps: 通过对级联积分器和级联梳状滤波器的复用,在需进行下变频时,所述级联积分梳状滤波器对输入的信号进行抽取滤波处理后输出,当需进行上变频时,所述级联积分梳状滤波器对输入的信号进行插值滤波处理后输出;Through the multiplexing of the cascaded integrator and the cascaded comb filter, when down-conversion is required, the cascaded integral-comb filter performs decimation and filtering on the input signal and outputs it, and when up-conversion is required , the cascaded integral-comb filter performs interpolation filtering on the input signal and then outputs it; 在需进行下变频时,通过以下方式实现对输入的信号进行抽取滤波处理:由所述级联积分器对级联积分梳状滤波器前级电路的输出信号进行级联积分处理;由抽取模块对所述级联积分器输出的信号进行抽取采样;由所述级联梳状滤波器对所述抽取模块输出的信号进行梳状滤波处理,并在梳状滤波处理后作为所述级联积分梳状滤波器的输出信号输出;When down-conversion is required, the input signal is extracted and filtered in the following manner: the cascaded integrator performs cascaded integral processing on the output signal of the cascaded integral comb filter front-stage circuit; the extracted module The signal output by the cascaded integrator is decimated and sampled; the signal output by the decimation module is comb-filtered by the cascaded comb filter, and is used as the cascaded integral after comb-filtering The output signal output of the comb filter; 在需进行上变频时,通过以下方式实现对输入的信号进行插值滤波处理:将所述级联积分梳状滤波器前级电路的输出信号经所述级联梳状滤波器进行梳状滤波处理;由插值模块对所述级联梳状滤波器输出的信号进行插值;由所述级联积分器对所述插值模块输出的信号进行级联积分处理,并将所述级联积分器输出的信号作为所述级联积分梳状滤波器的输出信号输出;When up-conversion is required, the input signal is interpolated and filtered in the following manner: the output signal of the front-stage circuit of the cascaded integral comb filter is comb-filtered through the cascaded comb filter ; The signal output by the cascade comb filter is interpolated by the interpolation module; The signal output by the interpolation module is carried out by the cascade integrator to cascade integration processing, and the cascade integrator output The signal is output as the output signal of the cascaded integrating comb filter; 通过以下方式,实现所述对级联积分器和级联梳状滤波器的复用:The multiplexing of the cascaded integrators and cascaded comb filters is realized in the following manner: 利用第一数据选择器,在所述级联积分梳状滤波器前级电路的输出信号和所述插值模块的输出信号中,选择一种作为所述级联积分器的输入信号;Using the first data selector, among the output signal of the front-stage circuit of the cascaded integration comb filter and the output signal of the interpolation module, one is selected as the input signal of the cascaded integrator; 利用第二数据选择器,在所述级联积分器的输出信号和低电平中,选择一种作为所述抽取模块的输入信号;Using the second data selector, select one of the output signal and the low level of the cascaded integrator as the input signal of the extraction module; 利用第三数据选择器,在所述抽取模块的输出信号和所述级联积分梳状滤波器前级电路的输出信号中,选择一种作为所述级联梳状滤波器的输入信号;Using a third data selector to select one of the output signals of the extraction module and the output signal of the front-stage circuit of the cascaded integral comb filter as the input signal of the cascaded comb filter; 利用第四数据选择器,在所述级联梳状滤波器的输出信号和所述级联积分器的输出信号中,选择一种作为所述级联积分梳状滤波器的输出信号。Using the fourth data selector, one of the output signal of the cascaded comb filter and the output signal of the cascaded integrator is selected as the output signal of the cascaded integrating comb filter. 10.根据权利要求9所述的级联积分梳状滤波器的滤波方法,其特征在于,所述级联积分梳状滤波器在同一时刻工作在接收状态或发送状态;10. the filtering method of cascaded integral comb filter according to claim 9, is characterized in that, described cascaded integral comb filter works in receiving state or sending state at the same moment; 所述第一数据选择器、所述第二数据选择器、所述第三数据选择器和所述第四数据选择器,均根据用于表示当前处于接收或发送状态的标识信号,进行选择。The first data selector, the second data selector, the third data selector and the fourth data selector all make selections according to an identification signal indicating that they are currently in a receiving or sending state. 11.根据权利要求10所述的级联积分梳状滤波器的滤波方法,其特征在于,所述第一数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联积分梳状滤波器前级电路的输出信号作为所述级联积分器的输入信号,在所述标识信号表示当前处于发送状态时,选择所述插值模块的输出信号作为所述级联积分器的输入信号;11. the filtering method of cascaded integral comb filter according to claim 10, is characterized in that, described first data selector selects described cascaded integral comb when said identification signal represents being in receiving state at present The output signal of the front-stage circuit of the shape filter is used as the input signal of the cascaded integrator, and when the identification signal indicates that it is currently in the sending state, the output signal of the interpolation module is selected as the input signal of the cascaded integrator ; 所述第二数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联积分器的输出信号作为所述抽取模块的输入信号,在所述标识信号表示当前处于发送状态时,选择所述低电平作为所述抽取模块的输入信号;The second data selector selects the output signal of the cascaded integrator as the input signal of the extraction module when the identification signal indicates that it is currently in a receiving state, and when the identification signal indicates that it is currently in a sending state, Selecting the low level as the input signal of the extraction module; 所述第三数据选择器在所述标识信号表示当前处于接收状态时,选择所述抽取模块的输出信号作为所述级联梳状滤波器的输入信号,在所述标识信号表示当前处于发送状态时,选择所述级联积分梳状滤波器前级电路的输出信号作为所述级联梳状滤波器的输入信号;The third data selector selects the output signal of the extraction module as the input signal of the cascaded comb filter when the identification signal indicates that it is currently in a receiving state, and when the identification signal indicates that it is currently in a sending state , select the output signal of the front-stage circuit of the cascaded integral comb filter as the input signal of the cascaded comb filter; 所述第四数据选择器在所述标识信号表示当前处于接收状态时,选择所述级联梳状滤波器的输出信号作为所述级联积分梳状滤波器的输出信号,在所述标识信号表示当前处于发送状态时,选择所述级联积分器的输出信号作为所述级联积分梳状滤波器的输出信号。The fourth data selector selects the output signal of the cascaded comb filter as the output signal of the cascaded integral comb filter when the identification signal indicates that it is currently in a receiving state. Indicates that when it is currently in a sending state, the output signal of the cascaded integrator is selected as the output signal of the cascaded integrating comb filter. 12.根据权利要求9至11中任一项所述的级联积分梳状滤波器的滤波方法,其特征在于,还包含以下步骤:12. according to the filtering method of cascaded integral comb filter according to any one of claim 9 to 11, it is characterized in that, also comprise the following steps: 当发生接收模式和发送模式之间的切换和/或需要全局复位时,对所述级联积分器、所述抽取模块、所述级联梳状滤波器、和所述插值模块进行复位。The cascaded integrator, the decimation block, the cascaded comb filter, and the interpolation block are reset when a switch between receive mode and transmit mode occurs and/or a global reset is required. 13.根据权利要求9至11中任一项所述的级联积分梳状滤波器的滤波方法,其特征在于,在所述作为所述级联积分梳状滤波器的输出信号输出的步骤之后,还包含以下步骤:13. The filtering method of the cascaded integral comb filter according to any one of claims 9 to 11, characterized in that, after the step of outputting the output signal as the cascaded integral comb filter , which also includes the following steps: 利用1路-2路数据分配器将所述级联积分梳状滤波器的输出信号输出给级联积分梳状抽取滤波器的后级电路或级联积分梳状插值滤波器的后级电路。The output signal of the cascaded integral-comb filter is output to the post-stage circuit of the cascaded integral-comb decimation filter or the post-stage circuit of the cascaded integral-comb interpolation filter by using a 1-way-2-way data distributor. 14.根据权利要求9至11中任一项所述的级联积分梳状滤波器的滤波方法,其特征在于,所述级联积分梳状滤波器应用于低压电力线载波通信芯片。14. The filtering method of the cascaded integral comb filter according to any one of claims 9 to 11, wherein the cascaded integral comb filter is applied to a low-voltage power line carrier communication chip.
CN201010554649.XA 2010-11-19 2010-11-19 Filtering device and filtering method of cascaded integral comb filter Expired - Fee Related CN102035503B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010554649.XA CN102035503B (en) 2010-11-19 2010-11-19 Filtering device and filtering method of cascaded integral comb filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010554649.XA CN102035503B (en) 2010-11-19 2010-11-19 Filtering device and filtering method of cascaded integral comb filter

Publications (2)

Publication Number Publication Date
CN102035503A CN102035503A (en) 2011-04-27
CN102035503B true CN102035503B (en) 2014-05-28

Family

ID=43887931

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010554649.XA Expired - Fee Related CN102035503B (en) 2010-11-19 2010-11-19 Filtering device and filtering method of cascaded integral comb filter

Country Status (1)

Country Link
CN (1) CN102035503B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102780469B (en) * 2012-08-16 2015-04-22 钜泉光电科技(上海)股份有限公司 Cascade integrator comb filter and implementation method thereof
CN103078606B (en) * 2012-12-28 2016-03-16 京信通信系统(中国)有限公司 Multichannel CIC interpolation filter system and its implementation
CN106470022A (en) * 2015-08-14 2017-03-01 中兴通讯股份有限公司 A kind of filter circuit and method
CN107359868A (en) * 2016-05-10 2017-11-17 深圳市中兴微电子技术有限公司 Pulse density modulated change-over circuit and method
CN106209265B (en) * 2016-06-24 2018-10-12 武汉虹信通信技术有限责任公司 A kind of the band wave calibration method and device of broadband signal
KR101878651B1 (en) * 2017-01-09 2018-07-16 주식회사 이노와이어리스 CIC Filter Having an Improved Structure
CN106849904A (en) * 2017-01-17 2017-06-13 广州致远电子股份有限公司 Digital filtering equipment
CN114584108A (en) * 2020-11-30 2022-06-03 深圳市中兴微电子技术有限公司 Filter unit and filter array

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835390A (en) * 1995-12-27 1998-11-10 Asahi Kasei Microsystems Co., Ltd Merged multi-stage comb filter with reduced operational requirements
CN1592103A (en) * 2003-08-30 2005-03-09 华为技术有限公司 N step half-band interpolating filter
CN101262240A (en) * 2008-04-25 2008-09-10 浙江大学 A method and device for all-digital frequency conversion that is easy to realize by hardware

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835390A (en) * 1995-12-27 1998-11-10 Asahi Kasei Microsystems Co., Ltd Merged multi-stage comb filter with reduced operational requirements
CN1592103A (en) * 2003-08-30 2005-03-09 华为技术有限公司 N step half-band interpolating filter
CN101262240A (en) * 2008-04-25 2008-09-10 浙江大学 A method and device for all-digital frequency conversion that is easy to realize by hardware

Also Published As

Publication number Publication date
CN102035503A (en) 2011-04-27

Similar Documents

Publication Publication Date Title
CN102035503B (en) Filtering device and filtering method of cascaded integral comb filter
Mahesh et al. Reconfigurable low area complexity filter bank architecture based on frequency response masking for nonuniform channelization in software radio receivers
CN103166598A (en) Digital filter, collocation method of digital filter, electronic device and wireless communication system
CN102098004A (en) Digital downconverter with variable bandwidth and implementation method thereof
CN102064797B (en) Parallel implementation method and device for fractional sampling rate transformation
CN110943712A (en) Digital down conversion filtering system
CN100574098C (en) Interpolation CIC wave filter and implementation method based on programmable logic device
EP2362550B1 (en) Digital front-end circuit and method for using the same
CN102723952A (en) Analog/digital conversion data transmission method, transmitting device and analog/digital conversion chip
US20040095951A1 (en) Digital filter of a mobile communication system and operating method thereof
CN101594159B (en) Method and device for digital front-end filtering
JP2000040942A (en) Digital filter
CN101621279A (en) Method and device for digital down converter and filtering extraction
CN102891662B (en) A kind of general rate down-conversion, up conversion device and method
CN108051785A (en) The optimum design method of wideband digital array radar receiving channel
WO2001071931A2 (en) Digital tuner with optimized clock frequency and integrated parallel cic filter and local oscillator
CN114024553A (en) Multi-channel baseband-to-radio frequency up-conversion method and system and electronic equipment
CN101192910A (en) A Time Division Duplex Digital Filter
CN101188585B (en) Conversion method of data sampling rate and its system in baseband signal transmission
EP3435550B1 (en) Digital up-converter and method therefor
CN101272209B (en) Method and equipment for filtering multichannel multiplexing data
CN203406842U (en) Mixing polyphase cascading integral comb filter
CN102158200B (en) A kind of multi-standard digital filtering implementation method and system
Amulya et al. Design and implementation of a reconfigurable digital down converter for 4G systems using MATLAB and FPGA-a review
CN114257285A (en) Method and system for filtering perception signal of perception integrated base station

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200320

Address after: 210000 floor 4, building C5, Jiulong lake international enterprise headquarters park, No.19 Suyuan Avenue, Jiangning District, Nanjing, Jiangsu Province

Patentee after: Juquan Technology (Nanjing) Co.,Ltd.

Address before: 201203, room 8, building 200, 601 Newton Road, Zhangjiang hi tech Zone, Shanghai

Patentee before: Hi-Trend Technology (Shanghai) Co.,Ltd.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140528