CN101951236B - Digital variable gain amplifier - Google Patents

Digital variable gain amplifier Download PDF

Info

Publication number
CN101951236B
CN101951236B CN 201010289321 CN201010289321A CN101951236B CN 101951236 B CN101951236 B CN 101951236B CN 201010289321 CN201010289321 CN 201010289321 CN 201010289321 A CN201010289321 A CN 201010289321A CN 101951236 B CN101951236 B CN 101951236B
Authority
CN
China
Prior art keywords
grid
nmos pass
links
transistor
drain electrode
Prior art date
Application number
CN 201010289321
Other languages
Chinese (zh)
Other versions
CN101951236A (en
Inventor
吴建辉
胡超
陈超
吉新村
徐震
竺磊
徐毅
杨世铎
孙杰
Original Assignee
东南大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 东南大学 filed Critical 东南大学
Priority to CN 201010289321 priority Critical patent/CN101951236B/en
Publication of CN101951236A publication Critical patent/CN101951236A/en
Application granted granted Critical
Publication of CN101951236B publication Critical patent/CN101951236B/en

Links

Abstract

The invention discloses a digital variable gain amplifier, which utilizes a differential input end switch of an MOS (Metal Oxide Semiconductor) transistor and an MOS transistor diode positive/negative feedback switch to control the network and change equivalent input transconductance and the scale amplification factor of a current mirror so as to realize the function of digital variable gain amplification. The digital variable gain amplifier mainly comprises three parts of a differential input stage transconductance control network, a diode positive/negative feedback control network of the MOS transistor and an output load stage. The invention has the characteristics of stable direct current working point, less chip area, high gain control precision, large and relatively stable broadband, flexible gain control mode, novel thinking, simple circuit structure and the like corresponding to the traditional digital variable gain amplifier.

Description

A kind of digital variable gain amplifier
Technical field
The present invention relates to a kind of digital variable gain amplifier.
Background technology
Variable gain amplifier is as the key modules of radio-frequency transmitter, and the research of its designing technique is the study hotspot of radio frequency and analog integrated circuit always.Variable gain amplifier need to be traded off between the performances such as gain control range, gain control precision, bandwidth, the linearity, area, power consumption.For under unlike signal power, the settling time that automatic gain control loop (AGC) has identical transient response and accurately defines, the variation that variable gain amplifier all must satisfy the relative control signal of gain is the dB linear change.Variable gain amplifier mainly is divided into analogue variable gain amplifier (VGA) and digital variable gain amplifier (PGA).And the digital control approach of digital variable gain amplifier is easy to realize, the gain control precision is high, and structure is comparatively simple, so become gradually main flow.
Digital control gain amplifier mainly is divided into two large class, i.e. closed-loop structure and open loop structures: closed-loop structure mainly is by digital switch control feedback network, changes feedback factor and realizes gain digital control; The main active deteriorating structures of open loop structure, diode load structure, several forms of cascade difference equity.
General closed-loop structure forms by operational amplifier and feedback network, and operational amplifier can be that the voltage-type operational amplifier also can be the current mode operational amplifier, and feedback network can be that resistance-feedback network also can be the switching capacity feedback network.Change electric resistance array or the capacitor array of feedback network by digital switch, thereby realize that gain linearity dB changes.The gain of closed-loop structure is determined by the ratio of resistance or electric capacity, and the precision of proportion resistor, electric capacity is higher on the technique, so closed-loop structure has high, the linearity advantages of higher of gain control precision.But adopt the digital variable gain amplifier of closed-loop structure also to bring a lot of problems: at first area is larger to adopt voltage operational amplifier; Based on the voltage-type operational amplifier, behind the change feedback network, the variation of feedback factor can cause the variation of bandwidth, i.e. gain is larger, and bandwidth is less; Adopt the current mode operational amplifier, although can guarantee bandwidth substantially not with change in gain, the power consumption that consumes is excessive; In addition, adopt resistance-feedback network, the chip interview is very large, and noiseproof feature also can worsen simultaneously; Adopt the switching capacity feedback network, complex structure, chip area is large, and needs to cause certain difficulty by Discrete Time Analysis.
The source deteriorating structures that open loop structure adopts, namely differential input stage adds source degeneration resistance, and mutual conductance is approximate linear with source degeneration resistance, and output load stage also is that resistance forms; In order to guarantee the stable of output common mode voltage, generally by digital switch change source degeneration resistor network, realize that gain digital is variable.Although this mode is simple in structure, area is less, and the linearity is not high, and during change source degeneration resistor network, the linearity and noise all can be affected.
For the linearity of increase source degeneration open loop structure, effective method is exactly by a LOCAL FEEDBACK, improves the input mutual conductance of equivalence, although at this moment the linearity has improved, and large, power consumption increase that the problem of bringing is that chip area becomes.The diode load structure is comprised of differential input stage and diode load level, gains to be the product of difference input mutual conductance and output diode load.The impact that is not subjected to process corner in order to guarantee to gain (impact that not changed by electron mobility and hole mobility), the type of loading-diode metal-oxide-semiconductor need to equate with the type of differential input stage metal-oxide-semiconductor, at this moment needs current mirror to realize.The modes such as ratio amplification factor by digital switch control current source or current mirror change the mutual conductance of differential input stage or the mutual conductance of loading-diode, thereby realize the dB linear change of gain.This mode is simple in structure, and area is less, and the gain control precision is higher, but the change of ride gain can cause the variation of direct current quiescent point, and brings the excessive problem of power consumption.The cascade structure for amplifying by differential input stage, is total to the grid amplifying stage, form with load resistance, by changing the common grid switching network of common grid amplifying stage, thereby change the small signal variation current delivery of input stage to the ratio of output load stage, thereby realize the gain linearity variation.This structural circuit bandwidth is larger, and structure is comparatively simple, and noise is less, and chip area is less, and changes the altogether common grid switching network of grid amplifying stage, and the dc point of whole circuit is not had any impact.But because the product that this circuit structure gain is difference input mutual conductance and output resistance, and difference input mutual conductance is subjected to the factor such as technique easily and change, resistance also is subjected to technique change easily and changes simultaneously, so the gain control precision is not high, the linearity is also lower.
Summary of the invention
Goal of the invention: in order to overcome the deficiencies in the prior art, the invention provides and a kind ofly have that dc point is stable, chip area is few, the gain control precision is high, the broadband is high and relatively constant, the simple digital variable gain amplifier of circuit structure.
Technical scheme: for achieving the above object, the technical solution used in the present invention is:
A kind of digital variable gain amplifier (programmable gain amplifier), utilize MOS transistor differential input end switch control network and MOS transistor diode just/the negative feedback switch controls network, change the ratio amplification factor of equivalence input mutual conductance and current mirror, thereby realize the digitally controlled variable gain enlarging function, this digital variable gain amplifier comprises differential input stage mutual conductance control network, the MOS transistor diode just/the negative feedback control network, output load stage three parts:
Described differential input stage mutual conductance control network comprises bias current sources Iref, the PMOS transistor that diode connects and as the 2nd PMOS transistor of tail current source, and six PMOS transistors of differential input stage, i.e. the 3rd PMOS transistor, the 4th PMOS transistor, the 5th PMOS transistor, the 6th PMOS transistor, the 7th PMOS transistor and the 8th PMOS transistor;
Described MOS transistor diode just/the negative feedback control network comprises that diode connects the first nmos pass transistor and second nmos pass transistor of load, also comprises the 3rd nmos pass transistor, the 4th nmos pass transistor, the 5th nmos pass transistor and the 6th nmos pass transistor simultaneously;
Described output load stage comprises the 7th nmos pass transistor and the 8th nmos pass transistor of two common source NMOS, two the 9th nmos pass transistor, the tenth nmos pass transistors that are total to grid NMOS, the 9th PMOS transistor and the tenth PMOS transistor of the PMOS of two diode connections.
Described differential input stage mutual conductance control network and MOS transistor diode positive-negative feedback control network machine have consisted of the main body circuit part of digital variable gain amplifier.Wherein bias current sources Iref and a PMOS transistor produce bias voltage to the transistorized grid of the 2nd PMOS; The 2nd PMOS transistor is as tail current source, the bias current of differential input stage is provided, bias current sources Iref connects the transistorized drain and gate of a PMOS, the one PMOS transistor is connected with the transistorized grid of the 2nd PMOS, and a PMOS transistor and the transistorized source electrode of the 2nd PMOS connect power supply; The 3rd PMOS transistor, the 5th PMOS transistor and the transistorized grid of the 7th PMOS connect the positive level of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with the transistorized drain electrode of the 2nd PMOS as tail current, their substrate all links to each other with separately source electrode; The 4th PMOS transistor, the 6th PMOS transistor and the transistorized grid of the 8th PMOS connect the negative level of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with the transistorized drain electrode of the 2nd PMOS as tail current, their substrate all links to each other with separately source electrode; The grid of the first nmos pass transistor links to each other with drain electrode, form the diode connected mode, its source ground, drain electrode links to each other with the transistorized drain electrode of the 3rd PMOS, simultaneously drain electrode links to each other with the transistorized drain electrode of the 5th PMOS by MOS switch a2+, links to each other with the transistorized drain electrode of the 6th PMOS by MOS switch a2-; The grid of the second nmos pass transistor links to each other with drain electrode, form the diode connected mode, source ground, drain electrode links to each other with the transistorized drain electrode of the 4th PMOS, simultaneously drain electrode links to each other with the transistorized drain electrode of the 6th PMOS by MOS switch a2+, links to each other with the transistorized drain electrode of the 5th PMOS by MOS switch a2-; The grid of the 3rd nmos pass transistor links to each other with the grid of the first nmos pass transistor, and its drain electrode links to each other with the grid of the first nmos pass transistor by a MOS switch a1+, and its drain electrode links to each other with the grid of the second nmos pass transistor by another one switch a1-; The grid of the 4th nmos pass transistor links to each other with the grid of the second nmos pass transistor, and its drain electrode links to each other with the grid of the second nmos pass transistor by a MOS switch a1+, and its drain electrode links to each other with the grid of the first nmos pass transistor by another one switch a1-; The source ground of the 5th nmos pass transistor, grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the transistorized drain electrode of the 7th PMOS by another one MOS switch a3; The source ground of the 6th nmos pass transistor, grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the transistorized drain electrode of the 8th PMOS by another one MOS switch a3; The grid of the 7th nmos pass transistor links to each other with the grid of the first nmos pass transistor, and its drain electrode links to each other with the source electrode of the 9th nmos pass transistor; The grid of the 8th nmos pass transistor links to each other with the grid of the second nmos pass transistor, and its drain electrode links to each other with the source electrode of the tenth nmos pass transistor; The grid of the 9th nmos pass transistor connects fixing bias voltage, and its drain electrode links to each other with the transistorized grid of the 9th PMOS as the output stage anode; The grid of the tenth nmos pass transistor connects fixing bias voltage, and its drain electrode links to each other with the transistorized grid of the tenth PMOS as the output stage negative terminal; The transistorized grid of the 9th PMOS links to each other with its drain electrode, forms diode load and connects; The transistorized grid of the tenth PMOS links to each other with its drain electrode, forms diode load and connects; 12 MOS switches all are made of metal-oxide-semiconductor.
Equivalent transconductance by MOS switch control differential input stage; Control the Push And Release of MOS switch by opposite digital signal, the grid formation negative feedback diode connection of oneself is received in the drain electrode of namely controlling the 4th nmos pass transistor, or the drain electrode of the 4th nmos pass transistor is received the drain electrode formation positive feedback diode connection of the first nmos pass transistor; Amplify as fully differential simultaneously, preserved symmetry, opposite digital signal is controlled the Push And Release of MOS switch, the grid formation negative feedback diode connection of oneself is received in the drain electrode of namely controlling the 3rd nmos pass transistor, or the drain electrode of the 3rd nmos pass transistor is received the drain electrode formation positive feedback diode connection of the second nmos pass transistor.
The grid of the 7th nmos pass transistor links to each other with the grid of the first nmos pass transistor, and the grid of the 8th nmos pass transistor links to each other with the grid of the second nmos pass transistor; The grid of the 9th nmos pass transistor connects fixing bias voltage, forms cascodes with the 7th nmos pass transistor; The grid of the tenth nmos pass transistor connects fixing bias voltage and the 8th nmos pass transistor forms cascodes; The transistorized grid of the 9th PMOS links to each other with drain electrode, and source electrode connects power supply, forms the output loading that diode connects, and its grid, drains as the anode of differential output signal; The transistorized grid of the tenth PMOS links to each other with drain electrode, and source electrode connects power supply, forms the output loading that diode connects, and its grid, drains as the negative terminal of differential output signal.When shunting to guarantee that by digital MOS switch and the 7th PMOS transistor, the 8th PMOS transistor, the 5th nmos pass transistor, the 6th nmos pass transistor gain is switched, dc point stable namely stablized output common mode voltage.
Beneficial effect: a kind of numerical value variable gain amplifier provided by the invention, thinking is novel, simple in structure, adopt the selection of digital MOS switch control NMOS diode Feedback Polarity, change current mirror ratio amplification factor, thereby realize that has a digitally controlled variable gain enlarging function.This structure is effectively utilized MOS transistor, and circuit area significantly reduces, and the gain control precision is high, is with roomy and comparatively constant.
Description of drawings
Fig. 1 is digital variable gain amplifier main body electrical block diagram of the present invention;
Fig. 2 is differential input end switch control transconductance circuit structural representation of the present invention;
Fig. 3 is MOS positive-negative feedback diode connecting circuit structural representation of the present invention;
Fig. 4 is conventional digital switch control gain-changeable amplifier circuit structural representation;
Fig. 5 is digital variable gain amplifier frequency characteristic analogous diagram of the present invention.
Embodiment
Below in conjunction with accompanying drawing the present invention is further described.
Such as Fig. 1, Fig. 2 and shown in Figure 3, structural representation for a kind of digital variable gain amplifier, it utilizes MOS transistor differential input end switch control network and MOS transistor diode positive-negative feedback switch control network, change the ratio amplification factor of equivalence input mutual conductance and current mirror, thereby realize the digitally controlled variable gain enlarging function, this digital variable gain amplifier mainly comprises differential input stage mutual conductance control network, the MOS transistor diode just/the negative feedback control network, output load stage three parts:
Described differential input stage mutual conductance control network comprises bias current sources Iref, the PMOS transistor MP1 that diode connects and as the 2nd PMOS transistor MP2 of tail current source, and six PMOS transistors of differential input stage, i.e. the 3rd PMOS transistor MP3, the 4th PMOS transistor MP4, the 5th PMOS transistor MP5, the 6th PMOS transistor MP6, the 7th PMOS transistor MP7 and the 8th PMOS transistor MP8;
Described MOS transistor diode just/the negative feedback control network comprises the first nmos pass transistor MN1 and the second nmos pass transistor MN2 that connects load, also comprises simultaneously the 3rd nmos pass transistor MN3, the 4th nmos pass transistor MN4, the 5th nmos pass transistor MN5 and the 6th nmos pass transistor MN6;
Described output load stage comprises the 7th nmos pass transistor MN7 and the 8th nmos pass transistor MN8 of two common source NMOS, two the 9th nmos pass transistor MN9, the tenth nmos pass transistor MN10 that are total to grid NMOS, the 9th PMOS transistor MP9 and the tenth PMOS transistor MP10 of the PMOS of two diode connections.
Differential input stage mutual conductance control network, MOS transistor diode positive-negative feedback control network machine has consisted of the main body circuit part of digital variable gain amplifier.Wherein bias current sources Iref and a PMOS transistor MP1 produce bias voltage to the grid of the 2nd PMOS transistor MP2; The 2nd PMOS transistor MP2 provides the bias current of differential input stage as tail current source, and its source electrode meets power vd D; The grid of the 3rd PMOS transistor MP3, the 5th PMOS transistor MP5 and the 7th PMOS transistor MP7 meets the positive level Vin+ of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with drain electrode as the 2nd PMOS transistor PM2 of tail current source, their substrate all links to each other with source electrode; The grid of the 4th PMOS transistor MP4, the 6th PMOS transistor MP6 and the 8th PMOS transistor MP8 meets the negative level Vin-of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with drain electrode as the 2nd PMOS transistor MP2 of tail current source, their substrate all links to each other with source electrode; The grid of the first nmos pass transistor MN1 links to each other with drain electrode, form the diode connected mode, source ground GND, drain electrode links to each other with the drain electrode of the 3rd PMOS transistor MP3, simultaneously drain electrode links to each other with the drain electrode of the 5th PMOS transistor MP5 by MOS switch a2+, links to each other with the drain electrode of the 6th PMOS transistor MP6 by MOS switch a2-; The grid of the second nmos pass transistor MN2 links to each other with drain electrode, form the diode connected mode, source ground GND, drain electrode links to each other with the drain electrode of the 4th PMOS transistor MP4, simultaneously drain electrode links to each other with the drain electrode of the 6th PMOS transistor MP6 by MOS switch a2+, links to each other with the drain electrode of the 5th PMOS transistor MP5 by MOS switch a2-; The grid of the 3rd nmos pass transistor MN3 links to each other with the grid of the first nmos pass transistor MN1, its drain electrode links to each other with the grid of the first nmos pass transistor MN1 by a MOS switch a1+, and its drain electrode links to each other with the grid of the second nmos pass transistor MN2 by another one switch a1-; The grid of the 4th nmos pass transistor MN4 links to each other with the grid of the second nmos pass transistor MN2, its drain electrode links to each other with the grid of the second nmos pass transistor MN2 by a MOS switch a1+, and its drain electrode links to each other with the grid of the first nmos pass transistor MN1 by another one switch a1-; The source ground of the 5th nmos pass transistor MN5, grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the drain electrode of the 7th PMOS transistor MP7 by another one MOS switch a3; The source ground of the 6th nmos pass transistor MN6, grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the drain electrode of the 8th PMOS transistor MP8 by another one MOS switch a3; The grid of the 7th nmos pass transistor MN7 links to each other with the grid of the first nmos pass transistor MN1, and its drain electrode links to each other with the source electrode of the 9th nmos pass transistor MN9; The grid of the 8th nmos pass transistor MN8 links to each other with the grid of the second nmos pass transistor MN2, and its drain electrode links to each other with the source electrode of the tenth nmos pass transistor MN10; The grid of the 9th nmos pass transistor MN9 meets fixing bias voltage Vb, and it drains as output stage anode Vout+, and links to each other with the grid of the 9th PMOS transistor MP9; The grid of the tenth nmos pass transistor MN10 meets fixing bias voltage Vb, and it drains as output stage negative terminal Vout-, and links to each other with the grid of the tenth PMOS transistor MP10; The grid of the 9th PMOS transistor MP9 links to each other with its drain electrode, forms diode load and connects; The grid of the tenth PMOS transistor MP10 links to each other with its drain electrode, forms diode load and connects; 12 MOS switches are made of metal-oxide-semiconductor, control the Push And Release of MOS switch by the selection of MOS switch gate voltage.
Equivalent transconductance by MOS switch control differential input stage; By opposite digital signal a1+, a1-controls the Push And Release of MOS switch, the grid formation negative feedback diode connection of oneself is received in the drain electrode of namely controlling the 4th nmos pass transistor MN4, or the drain electrode of the 4th nmos pass transistor MN4 is received the drain electrode formation positive feedback diode connection of the first nmos pass transistor MN1; Amplify as fully differential simultaneously, preserved symmetry, opposite digital signal a1+, a1-controls the Push And Release of MOS switch, the grid formation negative feedback diode connection of oneself is received in the drain electrode of namely controlling the 3rd nmos pass transistor MN3, or the drain electrode of the 3rd nmos pass transistor MN3 is received the drain electrode formation positive feedback diode connection of the second nmos pass transistor MN2.
The grid of the 7th nmos pass transistor MN7 links to each other with the grid of the first nmos pass transistor MN1, and the grid of the 8th nmos pass transistor MN8 links to each other with the grid of the second nmos pass transistor MN2; The grid of the 9th nmos pass transistor MN9 meets fixing bias voltage Vb, forms cascodes with the 7th nmos pass transistor MN7; The grid of the tenth nmos pass transistor MN10 meets fixing bias voltage Vb and the 8th nmos pass transistor MN6 forms cascodes; The grid of the 9th PMOS transistor MP9 links to each other with drain electrode, and source electrode meets power vd D, forms the output loading that diode connects, and its grid, drains as the anode of differential output signal; The grid of the tenth PMOS transistor MP10 links to each other with drain electrode, and source electrode meets power vd D, forms the output loading that diode connects, and its grid, drains as the negative terminal of differential output signal.When shunting to guarantee that by digital MOS switch and the 7th PMOS transistor MP7, the 8th PMOS transistor MP8, the 5th nmos pass transistor MN5, the 6th nmos pass transistor MN6 gain is switched, dc point stable namely stablized output common mode voltage.
The gain control principle of traditional digital variable gain amplifier is very directly perceived, as shown in Figure 4, directly control the voltage of a1, a2 by switch, receive when a1 voltage on the grid voltage Vb of the 9th nmos pass transistor MN9, the tenth nmos pass transistor MN10, and during a2 voltage ground connection, the ratio amplification factor of NMOS current mirror just increases, and difference input small-signal current stream becomes large by the ratio that mirror current source flows to output load stage, and it is large that the gain of whole like this amplifier becomes.When a1 voltage ground connection, and a2 voltage is received on the 9th nmos pass transistor MN9, the tenth nmos pass transistor MN10 grid voltage vb, and at this moment the ratio amplification factor of NMOS current mirror diminishes, and the gain of whole amplifier diminishes.This method is simple in structure, and the gain control mode is simple, the output common mode voltage stabilization.But also bring a series of problem, at first nmos pass transistor the 9th nmos pass transistor MN9, the tenth nmos pass transistor MN10, the 11 nmos pass transistor MN11, the tenth bi-NMOS transistor MN12, the 13 nmos pass transistor MN13, the 14 nmos pass transistor MN14 directly link to each other with output stage, at this moment have a large amount of parasitic capacitances, thereby so that the bandwidth of amplifier diminish.The gain control range of this structure is less in addition, if increase gain control range, needs by increasing more current lens array, and at this moment power consumption is too high, and it is large that chip area becomes, and further worsens with Time Bandwidth.
In order to address these problems, can to adopt differential input stage mutual conductance control network shown in Figure 2 and adopt MOS transistor diode positive-negative feedback control network shown in Figure 3.Among Fig. 2, by MOS switch and opposite digital controlled signal a2+, the drain electrode connected mode that a2-controls differential input stage, it can be the negative feedback connected mode, so that equivalence input mutual conductance increases, it also can be the positive feedback connected mode, so that equivalence input mutual conductance reduces, by when not needing increase or reduce equivalence input mutual conductance, need to shunt by one group of difference input PMOS, thereby guarantee under the various gain control mode, the overdrive voltage of difference input equates, and is stable by the output stage dc point.Among Fig. 3, controlling NMOS diode connected mode by MOS switch and opposite digital controlled signal a1+, a1-is that positive feedback connection or negative feedback connect.The positive feedback connected mode can make current mirror ratio amplification factor become large, and the negative feedback connected mode can make current mirror ratio amplification factor diminish.Overall circuit as shown in Figure 1, by the control of digital signal to differential input stage mutual conductance control network, MOS transistor diode positive-negative feedback control network, can realize gain control in a big way, the common gate transistor MN9 of output stage, when MN10 increases the output impedance of current mirror, and the effect of the isolation of getting up.When gain was switched, the parasitic capacitance of output stage did not change, so variation is less relatively for three dB bandwidth.The dc point of whole circuit was stable when the 7th PMOS transistor MP7, the 8th PMOS transistor MP8, the 5th nmos pass transistor MN5, the 6th nmos pass transistor MN6 and switch guaranteed the gain switching in addition.The PMOS mutual conductance of the utmost point is only inputted in the gain of whole amplifier with difference, the proportional current mirror amplification factor of the PMOS mutual conductance that output diode connects and digital switch control is relevant.By in order further to improve gain control range, can increase differential input stage mutual conductance control network and MOS transistor diode just/the negative feedback control network.As long as guarantee that greater than positive feedback, just can there be the loop stability problem in negative feedback.Fig. 5 is given in the simulation result under the CMOS process conditions, can find out gain preferably control precision and higher three dB bandwidth.
The above only is preferred implementation of the present invention; be noted that for those skilled in the art; under the prerequisite that does not break away from the principle of the invention, can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.

Claims (2)

1. digital variable gain amplifier is characterized in that: described amplifier comprise differential input stage mutual conductance control network, MOS transistor diode just/negative feedback control network and output load stage three parts:
Described differential input stage mutual conductance control network comprises bias current sources Iref, a PMOS transistor (MP1), the 2nd PMOS transistor (MP2), the 3rd PMOS transistor (MP3), the 4th PMOS transistor (MP4), the 5th PMOS transistor (MP5), the 6th PMOS transistor (MP6), the 7th PMOS transistor (MP7) and the 8th PMOS transistor (MP8);
Described MOS transistor diode just/the negative feedback control network comprises the first nmos pass transistor (MN1), the second nmos pass transistor (MN2), the 3rd nmos pass transistor (MN3), the 4th nmos pass transistor (MN4), the 5th nmos pass transistor (MN5) and the 6th nmos pass transistor (MN6);
Described output load stage comprises the 7th nmos pass transistor (MN7), the 8th nmos pass transistor (MN8), the 9th nmos pass transistor (MN9), the tenth nmos pass transistor (MN10), the 9th PMOS transistor (MP9), the tenth PMOS transistor (MP10);
In the described differential input stage mutual conductance control network, bias current sources Iref connects the drain and gate of a PMOS transistor (MP1), the grid of the one PMOS transistor (MP1) and the 2nd PMOS transistor (MP2) is connected, and the source electrode of a PMOS transistor (MP1) and the 2nd PMOS transistor (MP2) connects power supply (VDD); The grid of the 3rd PMOS transistor (MP3), the 5th PMOS transistor (MP5) and the 7th PMOS transistor (MP7) connects the positive level (Vin+) of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with the drain electrode of the 2nd PMOS transistor (MP2), their substrate all links to each other with separately source electrode; The grid of the 4th PMOS transistor (MP4), the 6th PMOS transistor (MP6) and the 8th PMOS transistor (MP8) connects the negative level (Vin-) of input signal, the source electrode of these three PMOS pipes is connected together, and link to each other with the drain electrode of the 2nd PMOS transistor (MP2), their substrate all links to each other with separately source electrode; The grid of the first nmos pass transistor (MN1) links to each other with drain electrode, form the diode connected mode, its source ground (GND), drain electrode links to each other with the drain electrode of the 3rd PMOS transistor (MP3), simultaneously drain electrode links to each other with the drain electrode of the 5th PMOS transistor (MP5) by MOS switch a2+, links to each other with the drain electrode of the 6th PMOS transistor (MP6) by MOS switch a2-; The grid of the second nmos pass transistor (MN2) links to each other with drain electrode, form the diode connected mode, source ground (GND), drain electrode links to each other with the drain electrode of the 4th PMOS transistor (MP4), simultaneously drain electrode links to each other with the drain electrode of the 6th PMOS transistor (MP6) by MOS switch a2+, links to each other with the drain electrode of the 5th PMOS transistor (MP5) by MOS switch a2-; The grid of the 3rd nmos pass transistor (MN3) links to each other with the grid of the first nmos pass transistor (MN1), its drain electrode links to each other with the grid of the first nmos pass transistor (MN1) by a MOS switch a1+, and its drain electrode links to each other with the grid of the second nmos pass transistor (MN2) by another one switch a1-; The grid of the 4th nmos pass transistor (MN4) links to each other with the grid of the second nmos pass transistor (MN2), its drain electrode links to each other with the grid of the second nmos pass transistor (MN2) by a MOS switch a1+, and its drain electrode links to each other with the grid of the first nmos pass transistor (MN1) by another one switch a1-; The source ground of the 5th nmos pass transistor (MN5), grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the drain electrode of the 7th PMOS transistor (MP7) by another one MOS switch a3; The source ground of the 6th nmos pass transistor (MN6), grid links to each other with the drain electrode of oneself by a MOS switch a3, and its grid links to each other with the drain electrode of the 8th PMOS transistor (MP8) by another one MOS switch a3; The grid of the 7th nmos pass transistor (MN7) links to each other with the grid of the first nmos pass transistor (MN1), and its drain electrode links to each other with the source electrode of the 9th nmos pass transistor (MN9); The grid of the 8th nmos pass transistor (MN8) links to each other with the grid of the second nmos pass transistor (MN2), and its drain electrode links to each other with the source electrode of the tenth nmos pass transistor (MN10); The grid of the 9th nmos pass transistor (MN9) connects fixing bias voltage (Vb), and its drain electrode links to each other as the grid of output stage anode (Vout+) with the 9th PMOS transistor (MP9); The grid of the tenth nmos pass transistor (MN10) connects fixing bias voltage (Vb), and its drain electrode links to each other as the grid of output stage negative terminal (Vout-) with the tenth PMOS transistor (MP10); The grid of the 9th PMOS transistor (MP9) links to each other with its drain electrode, forms diode load and connects; The grid of the tenth PMOS transistor (MP10) links to each other with its drain electrode, forms diode load and connects; 12 MOS switches all are made of metal-oxide-semiconductor.
2. a kind of digital variable gain amplifier according to claim 1, it is characterized in that: the grid of the 7th nmos pass transistor (MN7) links to each other with the grid of the first nmos pass transistor (MN1), and the grid of the 8th nmos pass transistor (MN8) links to each other with the grid of the second nmos pass transistor (MN2); The grid of the 9th nmos pass transistor (MN9) connects fixing bias voltage (Vb), forms cascodes with the 7th nmos pass transistor (MN7); The grid of the tenth nmos pass transistor (MN10) connects fixing bias voltage (Vb) and forms cascodes with the 8th nmos pass transistor (MN6); The grid of the 9th PMOS transistor (MP9) links to each other with drain electrode, and source electrode connects power supply (VDD), forms the output loading that diode connects, and its grid, drains as the anode of differential output signal; The grid of the tenth PMOS transistor (MP10) links to each other with drain electrode, and source electrode connects power supply (VDD), forms the output loading that diode connects, and its grid, drains as the negative terminal of differential output signal.
CN 201010289321 2010-09-20 2010-09-20 Digital variable gain amplifier CN101951236B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010289321 CN101951236B (en) 2010-09-20 2010-09-20 Digital variable gain amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010289321 CN101951236B (en) 2010-09-20 2010-09-20 Digital variable gain amplifier

Publications (2)

Publication Number Publication Date
CN101951236A CN101951236A (en) 2011-01-19
CN101951236B true CN101951236B (en) 2013-05-01

Family

ID=43454611

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010289321 CN101951236B (en) 2010-09-20 2010-09-20 Digital variable gain amplifier

Country Status (1)

Country Link
CN (1) CN101951236B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102843101B (en) * 2011-06-20 2015-06-10 苏州科山微电子科技有限公司 Variable gain low-noise amplifier
CN103166586B (en) * 2011-12-12 2016-07-06 联咏科技股份有限公司 Gain-changeable amplifier circuit
CN102611400B (en) * 2012-02-09 2015-02-04 东南大学 High-gain single-stage operational transconductance amplifier
CN103036510A (en) * 2012-12-07 2013-04-10 四川和芯微电子股份有限公司 Amplifier
CN103107791B (en) * 2012-12-31 2015-03-04 东南大学 Gain linear variable gain amplifier with constant bandwidth
CN104579193B (en) * 2013-10-14 2017-10-27 联咏科技股份有限公司 amplifier circuit and its operating method
CN104617898B (en) * 2015-01-19 2017-06-06 上海华虹宏力半导体制造有限公司 Operational amplifier
US9817509B2 (en) * 2015-10-30 2017-11-14 Solomon Systech Limited Methods and apparatuses for providing sensing signals for projected capacitive touch sensing using a differential current mode analog circuit
US9602314B1 (en) * 2016-02-10 2017-03-21 Nxp Usa, Inc. Communications receiver equalizer
CN109417366B (en) * 2016-06-28 2021-01-29 华为技术有限公司 dB linear variable gain amplifier
CN106788279B (en) * 2016-12-01 2020-02-14 北京航空航天大学 Low-sensitivity substrate input amplifier
CN106849894B (en) * 2017-01-23 2018-10-02 东南大学 A kind of gain-adjusted structure based on total grid cascode low-noise amplifiers

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101222209A (en) * 2007-01-02 2008-07-16 晨星半导体股份有限公司 Dynamic bandwidth compensating method and associated apparatus
CN201846315U (en) * 2010-09-20 2011-05-25 东南大学 Digital variable gain amplifier

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101222209A (en) * 2007-01-02 2008-07-16 晨星半导体股份有限公司 Dynamic bandwidth compensating method and associated apparatus
CN201846315U (en) * 2010-09-20 2011-05-25 东南大学 Digital variable gain amplifier

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A CMOS Low-Distortion Variable Gain Amplifier with Exponential Gain Control;Li Yin,Ting-Hua Yun,Jian-Hui Wu,Long-Xing Shi;《Solid-State Circuits Conference,2006,ASSCC 2006,IEEE Asian》;20061115;第375-378页 *
Li Yin,Ting-Hua Yun,Jian-Hui Wu,Long-Xing Shi.A CMOS Low-Distortion Variable Gain Amplifier with Exponential Gain Control.《Solid-State Circuits Conference,2006,ASSCC 2006,IEEE Asian》.2006,第375-378页.
恽廷华,尹莉,吴建辉,时龙兴.具有温度补偿及dB线性增益控制的单级宽范围CMOS可变增益放大器.《半导体学报》.2007,第28卷(第4期),第518-525页. *

Also Published As

Publication number Publication date
CN101951236A (en) 2011-01-19

Similar Documents

Publication Publication Date Title
US4958133A (en) CMOS complementary self-biased differential amplifier with rail-to-rail common-mode input-voltage range
Lee et al. Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators
US6608526B1 (en) CMOS assisted output stage
US7330074B2 (en) Differential amplifier with cascade control
US6160450A (en) Self-biased, phantom-powered and feedback-stabilized amplifier for electret microphone
US4800339A (en) Amplifier circuit
US6714076B1 (en) Buffer circuit for op amp output stage
JP3158759B2 (en) Differential amplifier with enhanced common-mode stability
TWI228868B (en) Apparatus and method for increasing a slew rate of an operational amplifier
JP2005124173A (en) Class ab rail-to-rail processing amplifier
US7298210B2 (en) Fast settling, low noise, low offset operational amplifier and method
CN101615049B (en) Reference buffer circuit
KR100353295B1 (en) Amplifier with dynamic compensation and method
CN100533961C (en) Voltage comparator circuit
CN101222209B (en) Dynamic bandwidth compensating method and associated apparatus
KR100771858B1 (en) Class AB amplifier capable of easily controlling quiescent current and output current
CN102385408B (en) Low dropout linear voltage regulator
CN101561689B (en) Low voltage CMOS current source
US7339402B2 (en) Differential amplifier with over-voltage protection and method
JPWO2010100741A1 (en) Optical communication device
CN101471632B (en) Self-bias low-voltage operation transconductance amplifier circuit with controllable loop gain
US7443240B2 (en) AM intermediate frequency variable gain amplifier circuit, variable gain amplifier circuit and its semiconductor integrated circuit
CN103219961B (en) The operation amplifier circuit that a kind of bandwidth is adjustable
US8149055B2 (en) Semiconductor integrated circuit device
US7312660B2 (en) Differential amplifier and active load for the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130501

Termination date: 20170920