CN101917246B - Method and device for interlacing and de-interlacing channel data - Google Patents
Method and device for interlacing and de-interlacing channel data Download PDFInfo
- Publication number
- CN101917246B CN101917246B CN 201010221099 CN201010221099A CN101917246B CN 101917246 B CN101917246 B CN 101917246B CN 201010221099 CN201010221099 CN 201010221099 CN 201010221099 A CN201010221099 A CN 201010221099A CN 101917246 B CN101917246 B CN 101917246B
- Authority
- CN
- China
- Prior art keywords
- address
- column
- write
- data
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention relates to methods and a device for interlacing and de-interlacing channel data. The method for interlacing the channel data comprises the following steps of: caching the data and setting a read address increment during reading data to be a read address increment which corresponds to the current row and the current segment; and moving an element stored in the position of the currentread pointer to the position where the current write pointer points to, increasing the value of the write pointer to a storage space value which corresponds to the element stored in the position of the current write pointer and increasing the value of the read pointer to the value which corresponds to the read address increment. The method for de-interlacing the channel data comprises the following steps of: caching the data and setting a write address increment to be a write address increment of a segment which corresponds to the serial number of the current segment; and moving an element stored in the position of the current read pointer to the position where the current write pointer points to, increasing the value of the read pointer to a storage space value which corresponds to the element stored in the position of the current read pointer and increasing the value of the write pointer to a value which corresponds to the write address increment. The embodiment of the invention obtains the read-write address of a subsequent element by calculating the read-write address of the first element in a row data, thereby simplifying the address calculating process of real-time processing and reducing the realizing complexity.
Description
Technical field
The invention belongs to wireless communication technology field, relate to that a kind of channel data interweaves and method and the device of deinterleaving.
Background technology
In the channel interleaving process in radio communication, need to be before data are sent out the deposit position of initial data be exchanged according to certain rule, so that the mistake that the data of transmitting in channel occur after being interfered, occur no longer continuously after in reception process, replying original order, thereby reduce the impact of disturbing transfer of data.To deposit the process of order be the channel interleaving process to swap data before sending; And at receiving terminal, the process that the data order is restored is the deinterleaving process.
In LTE (Long term Evolution, Long Term Evolution), channel interleaving is adopted take data bit number corresponding to modulation constellation points as unit, and the buffering area take rectangle as exchanges data carries out place-exchange according to the method for ranks exchange.In interleaving process, because the existence of RI (Rank Indication, ability rating indication), so that data discontinuous depositing in the rectangle buffering area; Because the existence of ACK (PositiveAcknowledgement receives and correctly replys) is so that partial data is replaced by ACK.
In the prior art, take deinterleaving as example, mainly adopt the at first data of a subframe of buffer memory, then mark is carried out in the position of RI element and ACK element, and by counter RI element and ACK element are added up, according to OFDM (the Orthogonal FrequencyDivision Multiplexing of the result who adds up to present frame, orthogonal frequency division multiplexi) symbol numbers is got merchant's remainder and is calculated and obtains to read the address, deposit the space of write pointers point in from reading order behind the address reading data, until all data all are deinterlaced.
In realizing process of the present invention, the inventor finds that there are the following problems at least in the prior art:
In the process of deinterleaving, need the front data of all deinterleavings of buffer memory, increase and wait for time delay and memory space; Each element is needed real-time judge, and whether it is RI element or ACK element, and need to use complicated step calculated address for each data to be moved, and has increased implementation complexity.
In interleaving process, there is equally the large problem of address computation complexity; For the data after interweaving, after all finishing, could export the interleaving processs such as needs, and increase and wait for time delay.
Summary of the invention
Embodiments of the invention provide a kind of channel data to interweave and method and the device of deinterleaving, obtain the read/write address of follow-up element by the read/write address that calculates first element of segment data, simplify the address computation process of processing, and reduce implementation complexity.
The method that a kind of channel data interweaves comprises:
All column datas that cache user is to be interweaved, and from buffering area, after the reading address increment and be set to read element during reading out data, read the amount that the address need to change;
The position that the element that the current read pointer position is deposited is moved current write pointers point increases memory space value corresponding to element of depositing described current write pointer position with the value of write pointer; And the value increase of read pointer read value corresponding to address increment, until all moving, finish user's all column datas to be interweaved.
The device that a kind of channel data interweaves comprises:
Data buffer storage unit is used for cache user all column datas to be interweaved, and after the reading address increment and be set to read element during reading out data, reads the amount that the address need to change from buffering area;
Interleave unit is used for the element that deposit the current read pointer position is moved the data-out port of described device, and value corresponding to address increment read in the value increase of read pointer, finishes until the element of each row all moved.
A kind of method of channel data deinterleaving comprises:
Cache user is treated each column data in the data of deinterleaving, according to the read address of first ACK element in described each column data with respect to the address offset amount of reading of first element of column and first element of column, calculate the first address of reading of first ACK element of column, and treat the numerical value zero clearing of ACK elements all in the data of deinterleaving according to the user that the number of column ACK element obtains buffer memory;
The position that the element that the current read pointer position is deposited is moved current write pointers point, the value of read pointer is increased memory space value corresponding to element of depositing described current write pointer position, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of element of each row.
A kind of device of channel data deinterleaving comprises:
The deinterleaving unit, be used for will input the user treat that the element of the column data of deinterleaving moves the position of current write pointers point in the deinterleaving unit, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of the element in the described column data, in row, do element count, when the scope of ACK element is replied in the correct reception of currentElement counting arrival, the write pointer position writes 0, the data of follow-up input abandon, according to counting, upgrade the section indication, the write address increment is upgraded in indication according to section.
Can be found out that by the technical scheme that the embodiment of the invention described above provides the data of row in each buffer memory interleaver matrix in the deinterleaving process need not the data before all deinterleavings of buffer memory; Do not process for the RI element, for moving again after the zero clearing of ACK element, directly move for common element, therefore need not each element real-time judge; By the read-write first address of first element of calculated column in advance, and the segmentation number in the row and the write address interval in each segmentation, and that the read/write address that makes follow-up element is converted to the address is cumulative, therefore can obtain the read/write address of follow-up element by the read/write address of first element of calculated column data, simplify the address computation process of real-time processing, reduced implementation complexity.
Description of drawings
In order to be illustrated more clearly in the technical scheme of the embodiment of the invention, the accompanying drawing of required use was done to introduce simply during the below will describe embodiment, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
The schematic flow sheet of the method that a kind of channel data that Fig. 1 provides for the embodiment of the invention interweaves;
Fig. 2 is the structural representation of the device that interweaves of a kind of channel data that the embodiment of the invention provides;
Fig. 3 is the structural representation of the device that interweaves of complete channel data that the embodiment of the invention provides;
Fig. 4 is the schematic flow sheet of the method for a kind of channel data deinterleaving of providing of the embodiment of the invention;
Fig. 5 is the structural representation of the device of the complete channel data deinterleaving that provides of the embodiment of the invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
The method that the embodiment of the invention provides a kind of channel data to interweave as shown in Figure 1, specifically can comprise the steps:
Before user of buffer memory data to be interweaved, can be at first by calculating the interleave parameter that obtains this user column data to be interweaved, corresponding interleave parameter can comprise that specifically each is listed as reading first address and writing first address (being used for as first data that interweave) of first element in all column datas, each row contains correct reception replys the number of (ACK) element (be used for determining to write the number that these row need to be rewritten as 0 element), first ACK element is with respect to the address offset amount of reading (being used for determining that the ACK element is in the position of the buffer memory of a column data) of first element of column in each row, (purpose of segmentation is the number of each column element segmentation: because the existence of RI element, affected the regularity of data, so that the data write address increment can change, after namely carrying out data-moving according to an element, for the difference of the numerical value of the increase of renewal write address on current write address of moving next time, come data are carried out segmentation), the length of each segmentation and described each segmentation interior element reads address increment in each row.Be appreciated that the element number that comprises in the length section of being exactly of each segmentation.For all column datas, treat that the interleaving data matrix is divided into a plurality of row, when interweaving, undertaken by row.For the row at each element place in the interleaving data matrix, can say column.For whole parameter, it then is the parameter that to calculate all row.
Before moving data, the column element value can be designated as 0, and the element number of column is set to element number corresponding to current column, whenever move an element then counter add 1, when the count value of counter equals the number of element of current column, then finish moving of row.
Move the position of current write pointers point at the element that the current read pointer position is deposited after, the value of write pointer is increased the memory space value that element is corresponding, and value corresponding to address increment read in the value increase of read pointer.Said process is moving of an element, finish the moving an of element after, the counter of the element of column is added 1.If the count value of counter less than the number of the element of column, then repeats above-mentioned steps, until the count value of the counter of column equals the number of the element of column, namely finish moving of a column element, then the next column element is moved.When columns summation that the sequence number of row equals to move, then finished a complete interleaving process.
In addition, when each column data move finish after, in the data behind this column interleaving, if ACK and RI element are arranged, then insert again ACK and RI element.
Be appreciated that, by step 11, after obtaining interleave parameter, can be with each column data editor sequence number of the rear output that interweaves, the sequence number of first row is 1, and the sequence number of the secondary series data of the rear output that interweaves is 2, by that analogy, after having moved row data to be sent, can move next column data to be exported; For each column data, before beginning to interweave, the write address that write pointer is first element of column need to be set, it is the address of reading of first element of column that read pointer is set, and reads the address increment of reading that address increment is set to the column first paragraph.Reading address increment can be understood as: this reads the amount that the address need to change after having read an element, reads the address and adds and read the address of reading that address increment namely read next time.
The technical scheme that the channel data deinterleaving method of present embodiment can adopt software to realize for the data after interweaving, can only need the column data in the buffer memory interleaver matrix at every turn, then can not need buffer memory for hard-wired technical side; Difference according to deposit position, do not process for the RI element, all move in general data for the ACK element and move accordingly again after finishing, cover the data that existed, directly move for common element, therefore need not each element real-time judge and calculated address; It is cumulative that the read-write first address of first element by calculating in advance segment data makes the read-write first address of follow-up element be converted to the address, the read/write address that therefore only need calculate first element of segment data can obtain the read/write address of follow-up element, simplify the address computation process of real-time processing, reduced implementation complexity.
The device that the embodiment of the invention also provides a kind of channel data to interweave, as shown in Figure 2, specifically can comprise data buffer storage unit 21 and interleave unit 22, data buffer storage unit 21 is used for cache user all column datas to be interweaved, and from buffering area, after the reading address increment and be set to read element during reading out data, read the amount that the address need to change; Interleave unit 22 is used for the element that deposit the current read pointer position is moved the data-out port of described device, and value corresponding to address increment read in the value increase of read pointer, finishes until the element of each row all moved.
Further, this device needs also to comprise that interleave parameter obtains unit, read-write pointer initialization unit and reads the address increment updating block, interleave parameter obtains the unit and is used for obtaining interleave parameter, and described interleave parameter comprises that first ACK element of reading number that first address, all column datas contain the ACK element, all row of first element of all column datas is listed as the address increment of reading of the length of each segmentation in the number of reading address offset, all column element segmentations, all row of first element and described each segmentation interior element with respect to all; The read pointer initialization unit is used for according to the number of all column element segmentations, length and all broomrape leading portion sequence numbers of all row segmentations, upgrades the address increment of reading that present segment is indicated and present segment is corresponding; Read the address increment updating block and be used for before each column data that begins all column datas is moved, it is the address of reading of described this first element of row that read pointer is set, and reads the address increment of reading that address increment is set to the column first paragraph.
The channel data interlaced device that present embodiment is complete can be with reference to figure 3, the modules such as external parameter RAM, control logic, input Buffer, configurable state machine have been comprised among Fig. 3, before data are interweaved, the data of outside input can be buffered among the input Buffer, and each clock cycle is read in data by data path from data/address bus; Address generator is made of 1 address register and 4 increment registers, and these registers arrange initial value by control logic at first at every row.Configurable memory state machine has 4 segment length numerical value, by the comparison of counter and segment length numerical value, produce gating signal, select the value addition in an address increment and the address register to obtain new address, deliver on the address wire, and this value was deposited back in the address register for next time; In the beginning of each column data, give the switching signal trigger module work of falling out by the outside, inside modules is come specified data to move and is finished by the rolling counters forward in the state machine of address location, and stops each cell operation in the module; The parameter of module work is comprised of all parameters of each row, each row parameter comprises: A, 1 element of Ben Liedi read first address, B, the total number of this column element, C, (reason of data sectional is the hop count that this column element divided, because the existence of RI element, affected the regularity of data, so that the data write address increment can change, namely carry out data-moving according to an element after, be the renewal write address of next time moving, the difference of the numerical value of the increase on current write address, come data are carried out segmentation), D, every section interior element number, E, each section interior element read address increment, parameter is left among the parameters R AM by exterior arrangement; In above-mentioned parameter, each is listed as the address of first element and does not distinguish read-write, only distinguishes the address among which input Buffer before and after being; In addition, input Buffer can not be used in the output that interweaves, and directly rearwards module is transmitted data, at this moment corresponding address information in the operation parameter not, input Buffer is used in the input that interweaves, and address corresponding with this input Buffer in the parameter needs to use.
The embodiment of the invention provides a kind of method of channel data deinterleaving, as shown in Figure 4, specifically can comprise:
Before the receive data of buffer memory one row, can at first obtain the deinterleaving parameter that this user treats the deinterleaving column data by calculating, corresponding deinterleaving parameter comprises that each is listed as reading first address and writing first address (being used for first data as deinterleaving) of first element in all column datas, each row contains the number (being used for definite number that need to write the element of this row relevant position) of ACK element, first ACK element is with respect to the address offset amount of reading (being used for determining the position of an ACK element at the buffer memory of a column data) of first element of column, (purpose of segmentation is the number of each column element segmentation: because the existence of RI element, affected the regularity of data, so that the data write address increment can change, after namely carrying out data-moving according to an element, difference for the numerical value of the increase of renewal write address on current write address of moving next time, come data are carried out segmentation), the write address increment of the length of each segmentation and each segmentation interior element (after being used for calculating the write address of first element, the cumulative write address that obtains follow-up element).
After obtaining the deinterleaving parameter, the first row data that can cache user receive, according to first ACK element with respect to the address offset amount of reading of first element of column and the first address of reading of reading first ACK element of address computation of first element, and with the numerical value zero clearing of all ACK elements in the buffer memory.
Then can be the first row data edition sequence number editor sequence number that receives, the sequence number of first row is 1, and the sequence number of the secondary series data that then receive is 2, by that analogy, after having moved row data to be sent, can move a new column data; The write address that read pointer is first element of column can also be set again, and it is the address of reading of first element of column that write pointer is set, and the write address increment is set to the write address increment of section corresponding to column present segment sequence number.
Before moving data, the column element value can be designated as 0, and the element number of column is set to element number corresponding to current column, whenever move an element then counter add 1, when the count value of counter equals the number of element of current column, then finish moving of row.
Move the position of current write pointers point at the element that the current read pointer position is deposited after, the value of read pointer is increased the memory space value that element is corresponding, and the value of write pointer is increased value corresponding to write address increment.Said process is moving of an element, finish the moving an of element after, the counter of the element of column is added 1.In moving process, if run into common element, then directly common element is moved; If run into the RI element, skip this RI element, directly the next element of this RI element is moved; If run into the ACK element, then will move after the zero clearing of ACK element.If the count value of counter less than the number of the element of column, then repeats above-mentioned steps, until the count value of the counter of column equals the number of the element of column, namely finish moving of a column element, then the next column element is moved.When columns summation that the sequence number of row equals to move, then finished a complete deinterleaving process.
The technical scheme that the channel data de-interweaving method of present embodiment is realized for software only needs the column data in the buffer memory interleaver matrix at every turn, does not then need buffer memory for hard-wired technical side; According to the difference of deposit position, do not process for the RI element, for moving again after the zero clearing of ACK element elder generation, directly move for common element, therefore need not each element real-time judge; It is cumulative that the read-write first address of first element by calculating in advance segment data makes the read-write first address of follow-up element be converted to the address, the read/write address that therefore only need calculate first element of segment data can obtain the read/write address of follow-up element, simplify the address computation process of real-time processing, reduced implementation complexity.
The embodiment of the invention also provides a kind of device of channel data deinterleaving, specifically can comprise the deinterleaving unit, be used for will input the user treat that the element of the column data of deinterleaving moves the position of current write pointers point in the deinterleaving unit, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of the element in the described column data, in row, do element count, when the scope of ACK element is replied in the correct reception of currentElement counting arrival, the write pointer position writes 0, the data of follow-up input abandon, according to counting, upgrade the section indication, the write address increment is upgraded in indication according to section.
Further, this device can also comprise deinterleaving gain of parameter unit, write address incremental update unit and read-write pointer initialization unit, deinterleaving gain of parameter unit be used for to obtain the deinterleaving parameter, and described deinterleaving parameter comprises all numbers that are listed as the read-write first address of first element, all row and contain the ACK element, all are listed as first ACK element with respect to the length of each segmentation in the number of the address offset amount of reading of first element of column, all column element segmentations, all row and the write address increment of each segmentation interior element; Write address incremental update unit is used for according to the number of segmentation, length and the column present segment sequence number of segmentation, upgrades the present segment indication, when changing to next section from a section, upgrades the write address increment; The write pointer initialization unit is used for before each row deinterleaving process of beginning the write address that write pointer is first element of column being set, and the write address increment is set to the write address increment of column first paragraph.
The position that present embodiment can be moved current write pointers point with the element of current input port input by the deinterleaving unit, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of element of each row, in row, do element count simultaneously, when the currentElement counting arrives the scope of ACK element, the write pointer position writes 0, and the input port data directly abandon.According to counting, upgrade the section indication, the write address increment is upgraded in indication according to section.
The channel data interlaced device that present embodiment is complete can be with reference to figure 5, the modules such as external parameter RAM, control logic, FIFO, address generator, data path, configurable state machine have been comprised among Fig. 5, outer input data stream at first enters data path by the FIFO buffering, data path is by 1 configurable state machine control, and each clock cycle writes data on data/address bus; Configurable state machine contains the register sum counter.Register is deposited total number of column element, the element number of ACK in the column, and counter is used for counting, judges that according to count value currentElement is data or ACK, the gating signal of control MUX; Address generator is made of 1 address register and 4 increment registers, these registers arrange initial value by control logic at first at every row, configurable memory state machine has 4 segment length numerical value, comparison by counter and segment length numerical value, produce gating signal, select the value addition in an address increment and the address register to obtain new address, deliver on the address wire, and this value was deposited back in the address register for next time; The beginning of each row is given the switching signal trigger module work of falling out by the outside, and inside modules is come specified data to move and finished by the rolling counters forward in the state machine of address location, and stops each cell operation in the module; The parameter of module work is comprised of all parameters of each row, and each row parameter comprises: A, this is listed as the read-write first address of the 1st element.B, the total number of this column element, C, ACK element number.The hop count that D, this column element divided, E, every section interior element number, the write address increment of F, each section interior element.Parameter is left among the external parameter RAM by exterior arrangement.
One of ordinary skill in the art will appreciate that all or part of flow process that realizes in above-described embodiment method, to come the relevant hardware of instruction to finish by computer program, described program can be stored in the computer read/write memory medium, this program can comprise the flow process such as the embodiment of above-mentioned each side method when carrying out.Wherein, described storage medium can be magnetic disc, CD, read-only store-memory body (Read-Only Memory, ROM) or store-memory body (Random Access Memory, RAM) etc. at random.
The above; only for the better embodiment of the present invention, but protection scope of the present invention is not limited to this, anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection range of claim.
Claims (12)
1. the method that channel data interweaves is characterized in that, comprising:
All column datas that cache user is to be interweaved, and from buffering area, after the reading address increment and be set to read element during reading out data, read the amount that the address need to change;
The position that the element that the current read pointer position is deposited is moved current write pointers point increases memory space value corresponding to element of depositing described current write pointer position with the value of write pointer; And the value increase of read pointer read value corresponding to address increment, until all moving, finish user's all column datas to be interweaved;
Before described cache user all column datas to be interweaved, also comprise:
Obtain interleave parameter, described interleave parameter comprise all column datas first element read first address and write that first address, all column datas contain that correct reception replys the number of ACK element, all row first contain the ACK element with respect to the address increment of reading of the length of each segmentation in the number of the write address side-play amount of first element of column, all column element segmentations, all row and described each segmentation interior element;
According to the interleave parameter that obtains, read address increment when determining from buffering area reading out data.
2. method according to claim 1 is characterized in that, also comprises move the position of current write pointers point at the element that the current read pointer position is deposited before:
According to the number of all row segmentations, length and the column present segment sequence number of all row segmentations, upgrade the address increment of reading that present segment is indicated and present segment is corresponding.
3. method according to claim 1 and 2 is characterized in that, also comprises move the position of current write pointers point at the element that the current read pointer position is deposited before:
For each row in all column datas, before the data-moving of these row of beginning, the write address that write pointer is described this first element of row is set, it is the address of reading of described this first element of row that read pointer is set, and reads the address increment of reading that address increment is set to described this row first paragraph.
4. the device that channel data interweaves is characterized in that, comprising:
Data buffer storage unit is used for cache user all column datas to be interweaved, and after the reading address increment and be set to read element during reading out data, reads the amount that the address need to change from buffering area;
Interleave unit is used for the element that deposit the current read pointer position is moved the data-out port of described device, and value corresponding to address increment read in the value increase of read pointer, finishes until the element of each row all moved;
Interleave parameter obtains the unit, be used for to obtain interleave parameter, described interleave parameter comprises that first ACK element of reading number that first address, all column datas contain the ACK element, all row of first element of all column datas is listed as the address increment of reading of the length of each segmentation in the number of reading address offset, all column element segmentations, all row of first element and described each segmentation interior element with respect to all.
5. device according to claim 4 is characterized in that, this device also comprises:
Read the address increment updating block, be used for according to the number of all column element segmentations, length and all broomrape leading portion sequence numbers of all row segmentations, upgrade the address increment of reading that present segment is indicated and present segment is corresponding.
6. according to claim 4 or 5 described devices, it is characterized in that this device also comprises:
The read pointer initialization unit was used for before each column data that begins all column datas is moved, and it is the address of reading of described this first element of row that read pointer is set, and reads the address increment of reading that address increment is set to the column first paragraph.
7. the method for a channel data deinterleaving is characterized in that, comprising:
Cache user is treated each column data in the data of deinterleaving, according to the read address of first ACK element in described each column data with respect to the address offset amount of reading of first element of column and first element of column, calculate the first address of reading of first ACK element of column, and treat the numerical value zero clearing of ACK elements all in the data of deinterleaving according to the user that the number of column ACK element obtains buffer memory;
The position that the element that the current read pointer position is deposited is moved current write pointers point, the value of read pointer is increased memory space value corresponding to element of depositing described current write pointer position, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of element of each row;
Before the receive data of buffer memory one row, also comprise:
Obtain the deinterleaving parameter, described deinterleaving parameter comprise all be listed as first element read first address and write number that first address, all row contain the ACK element, all are listed as first ACK element and are listed as the length of each segmentation in the number, all row of the address offset amount of reading, all column element segmentations of first element and the write address increment of each segmentation interior element with respect to all.
8. method according to claim 7 is characterized in that, also comprises move the position of current write pointers point at the element that the current read pointer position is deposited before:
According to the number of segmentation, length and the column present segment sequence number of segmentation, upgrade the present segment indication, when changing to next section from a section, upgrade the write address increment.
9. according to claim 7 or 8 described methods, it is characterized in that, also comprise move the position of current write pointers point at the element that the current read pointer position is deposited before:
Treat each row in the data of deinterleaving for the user, before carrying out deinterleaving, it is the address of reading of first element of column that read pointer is set, and the write address that write pointer is first element of column is set, and the write address increment is set to column when the write address increment of first paragraph.
10. the device of a channel data deinterleaving is characterized in that, comprising:
The deinterleaving unit, be used for will input the user treat that the element of the column data of deinterleaving moves the position of current write pointers point in the deinterleaving unit, and the value of write pointer increased value corresponding to write address increment, until with all deinterleavings of the element in the described column data, in row, do element count, when the scope of ACK element is replied in the correct reception of currentElement counting arrival, the write pointer position writes 0, the data of follow-up input abandon, according to counting, upgrade the section indication, the write address increment is upgraded in indication according to section;
Deinterleaving gain of parameter unit, be used for to obtain the deinterleaving parameter, described deinterleaving parameter comprises all numbers that are listed as the read-write first address of first element, all row and contain the ACK element, all are listed as first ACK element with respect to the length of each segmentation in the number of the address offset amount of reading of first element of column, all column element segmentations, all row and the write address increment of each segmentation interior element.
11. device according to claim 10 is characterized in that, this device also comprises:
Write address incremental update unit is used for according to the number of segmentation, length and the column present segment sequence number of segmentation, upgrades the present segment indication, when changing to next section from a section, upgrades the write address increment.
12. according to claim 10 or 11 described devices, it is characterized in that this device also comprises:
The write pointer initialization unit is used for before each row deinterleaving process of beginning the write address that write pointer is first element of column being set, and the write address increment is set to the write address increment of column first paragraph.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010221099 CN101917246B (en) | 2010-06-28 | 2010-06-28 | Method and device for interlacing and de-interlacing channel data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010221099 CN101917246B (en) | 2010-06-28 | 2010-06-28 | Method and device for interlacing and de-interlacing channel data |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101917246A CN101917246A (en) | 2010-12-15 |
| CN101917246B true CN101917246B (en) | 2013-03-27 |
Family
ID=43324651
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010221099 Active CN101917246B (en) | 2010-06-28 | 2010-06-28 | Method and device for interlacing and de-interlacing channel data |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101917246B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012155458A1 (en) * | 2011-05-13 | 2012-11-22 | 中兴通讯股份有限公司 | Method and device for implementing interleave or deinterleave |
| CN103186472B (en) * | 2011-12-31 | 2015-11-25 | 北大方正集团有限公司 | A kind of method of memory management and device and a kind of storer |
| CN102624484B (en) * | 2012-03-02 | 2014-12-10 | 华为技术有限公司 | Interleaving realizing method and interleaving realizing equipment |
| CN110096307B (en) * | 2018-01-29 | 2022-02-01 | 北京思朗科技有限责任公司 | Communication processor |
| CN114845156B (en) * | 2022-05-07 | 2024-03-19 | 珠海全志科技股份有限公司 | Video processing method, device and system based on shared cache |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1432215A (en) * | 2000-04-25 | 2003-07-23 | 尤比尼蒂克斯有限公司 | Multiplexing-interleaving and demultiplexing-deinterleaving |
| CN1960234A (en) * | 2005-11-04 | 2007-05-09 | 联发科技股份有限公司 | Deinterleaver and multi-carrier communication system |
| CN101610089A (en) * | 2008-06-17 | 2009-12-23 | 中兴通讯股份有限公司 | Interweave a kind of second time and the method and apparatus of deinterleaving |
-
2010
- 2010-06-28 CN CN 201010221099 patent/CN101917246B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1432215A (en) * | 2000-04-25 | 2003-07-23 | 尤比尼蒂克斯有限公司 | Multiplexing-interleaving and demultiplexing-deinterleaving |
| CN1960234A (en) * | 2005-11-04 | 2007-05-09 | 联发科技股份有限公司 | Deinterleaver and multi-carrier communication system |
| CN101610089A (en) * | 2008-06-17 | 2009-12-23 | 中兴通讯股份有限公司 | Interweave a kind of second time and the method and apparatus of deinterleaving |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101917246A (en) | 2010-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101917246B (en) | Method and device for interlacing and de-interlacing channel data | |
| CN101828172B (en) | Serial interface nand | |
| CN107003810B (en) | Memory wear is average | |
| CN101223700A (en) | Method and apparatus for configuring a cyclic redundancy check(CRC) generation circuit to perform CRC on a data stream | |
| CN1983825A (en) | Device and method for intersecting code and decode | |
| US9490848B2 (en) | Data handling system comprising memory banks and data rearrangement | |
| CN104881259A (en) | Data processing method and device and storage device | |
| CN102510273B (en) | Finite impulse response (FIR) filter | |
| CN107885671A (en) | The persistence method and computing device of a kind of Nonvolatile memory | |
| CN101697491B (en) | Method for realizing convolution interleaving and de-interleaving of time domain by using SDRAM | |
| CN103780341A (en) | Wireless communication transmission method based on parallel coding and parallel interleaving | |
| CN101707510B (en) | High-speed Turbo decoding method and device | |
| CN101082906A (en) | Fixed-base FFT processor with low memory spending and method thereof | |
| CN1996276A (en) | Data transmission of multiple processor system | |
| CN104993837A (en) | Convolutional interleaving method and convolutional interleaver | |
| CN102262611A (en) | 16-site RISC (Reduced Instruction-Set Computer) CUP (Central Processing Unit) system structure | |
| US20070297444A1 (en) | Resending control circuit, sending device, resending control method and resending control program | |
| CN102111163A (en) | Turbo encoder and encoding method | |
| CN101517902A (en) | Deinterleaver for a multi-stage interleaving scheme with processing of bit pairs | |
| CN103984525A (en) | Command processing system and method | |
| CN101577556A (en) | Method for realizing rectangular interweaving | |
| CN101488763A (en) | Deinterleaving method for DTMB symbols | |
| CN104823380A (en) | Methods and apparatus for decoding | |
| CN107769871A (en) | Satellite communication link delay analogy method, apparatus and system | |
| CN102937915A (en) | Hardware lock implementation method and device for multi-core processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210422 Address after: Unit 3401, unit a, building 6, Shenye Zhongcheng, No. 8089, Hongli West Road, Donghai community, Xiangmihu street, Futian District, Shenzhen, Guangdong 518040 Patentee after: Honor Device Co.,Ltd. Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd. |