CN101916218A - Double-CPU redundancy control system based on analysis redundancy mechanism - Google Patents

Double-CPU redundancy control system based on analysis redundancy mechanism Download PDF

Info

Publication number
CN101916218A
CN101916218A CN 201010251448 CN201010251448A CN101916218A CN 101916218 A CN101916218 A CN 101916218A CN 201010251448 CN201010251448 CN 201010251448 CN 201010251448 A CN201010251448 A CN 201010251448A CN 101916218 A CN101916218 A CN 101916218A
Authority
CN
China
Prior art keywords
cpu
submodule
cpu module
redundancy
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 201010251448
Other languages
Chinese (zh)
Other versions
CN101916218B (en
Inventor
相征
徐连军
单晓明
李亚鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN2010102514482A priority Critical patent/CN101916218B/en
Publication of CN101916218A publication Critical patent/CN101916218A/en
Application granted granted Critical
Publication of CN101916218B publication Critical patent/CN101916218B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Hardware Redundancy (AREA)
  • Safety Devices In Control Systems (AREA)

Abstract

The invention discloses a double-CPU redundancy control system based on analysis redundancy mechanism, mainly solving the problems that the existing double-CPU redundancy control system has long downtime, low CPU use ration and low reliability. The control system is composed of two CPU modules, wherein each CPU module also comprises a data acquisition submodule, an eCAN bus communication submodule, an analysis redundancy mechanism submodule, a redundancy switching submodule and a redundancy control submodule; the two CPU modules adopt the redundancy strategy of 'mutual backup' and realize double CPU synchronization and data exchange by eCAN bus communication; the analysis redundancy mechanism judges the CPU module fault; if the two CPU modules both have no faults, the first CPU module A controls the first load 1, and the second CPU module B controls the second load 2; and if the first CPU module A fails, the second CPU module B takes over the first load 1, vice versa. The system shortens downtime, improves CPU use ration and system reliability, and is suitable for industrial real-time monitoring and the like.

Description

Based on two CPU redundancy control systems of resolving redundancy scheme
Technical field
The invention belongs to electronic circuit field, relate to two CPU redundancy control systems, this system is used for industry monitoring field in real time.
Background technology
Redundancy control system increases standby key equipment exactly, in case work system breaks down, control system starts stand-by equipment with prestissimo, thereby keeps the operate as normal of system.At industrial control field, the CPU module is the core of control system, in order to improve the reliability of system, the normal pair CPU redundancy control systems that adopt.
Present two CPU redundancy control systems adopt " cold standby " or " Hot Spare " redundancy strategy more.So-called " cold standby " redundancy strategy is exactly when system design, polygamy is put a cover CPU module as backup, when in case the CPU module of moving breaks down, can in time change, the CPU module that backs up in this redundancy scheme is not installed on the opertaing device, must quit work a period of time so that change the spare CPU module in case its drawback is the system of breaking down; So-called " Hot Spare " redundancy strategy just is meant that the spare CPU module works online, and does not just participate in control, i.e. the no-output control function; in case participating in the CPU module of control breaks down; it just can take over fault CPU module, and participates in control, and system can not be subjected to shutdown loss.In this redundancy strategy, two CPU modules have principal and subordinate's branch, the CPU module that is in the Hot Spare state for from, the CPU module that participates in control is main, has input from the CPU module with the identical system of host CPU module, unique difference is to work as the host CPU module often, does not possess system's output function from the CPU module." Hot Spare " strategy " cold standby " strategy has saved system downtime, but free of discontinuities operation during the system failure, the reliability height, but under the normal condition, the host CPU module has been born the whole output functions of system, does not but have any output function from the CPU module, and cpu busy percentage is on the low side; And at the beginning of system's operation, must stipulate that a CPU module is main, and a CPU module is standby, versatility is bad.
Summary of the invention
The objective of the invention is to overcome the shortcoming of above-mentioned prior art, propose a kind of two CPU redundancy control systems, to shorten system downtime, to improve cpu busy percentage and system reliability based on the parsing redundancy scheme.
To achieve these goals, the two CPU redundancy control systems based on the parsing redundancy scheme of the present invention comprise two CPU modules, and wherein these two CPU modules adopt " backup mutually " redundancy strategy, are respectively applied for the different load of control, and each CPU module comprises again:
Data acquisition submodule: be used for the acquisition system input signal, and the data that collect are sent to eCAN bus communication submodule and resolve the redundancy scheme submodule;
ECAN bus communication submodule: be used to realize between first CPU modules A and second the CPU module B synchronously and real time data exchange, first CPU modules A and second CPU module B are carried out fault judgement data source is provided for resolving the redundancy scheme submodule, guarantee the redundant real-times of switching of two CPU;
Resolve the redundancy scheme submodule: be used to receive the data source that data acquisition submodule and eCAN bus communication submodule provide, and the fault of described two CPU modules is judged, the fault judgement result is sent to redundant switching submodule;
Redundant switching submodule: be used for according to the fault judgement result, to Redundant Control submodule output switch-over control signal;
Redundant Control submodule: be used for the CPU module institute control load that breaks down being taken over according to switch-over control signal, if first CPU modules A fault, then second CPU module B takes over first load 1, blocks first CPU modules A output control function simultaneously, and vice versa;
Described data acquisition submodule and two-way connection of eCAN bus communication submodule, eCAN bus communication submodule and parsing redundancy scheme unidirectional connection of submodule, resolve the redundancy scheme submodule and be connected with redundant switching submodule is unidirectional, redundant switching submodule is connected with the Redundant Control submodule is unidirectional.
The present invention has following advantage:
(1) owing to " backup mutually " redundancy strategy that adopts, when first CPU modules A and second equal non-fault of CPU module B, 1, the second CPU module of first CPU modules A control load B control load 2 has improved cpu busy percentage.
(2) owing to adopt the eCAN bus communication to realize that the CPU between two CPU modules is synchronous, guarantee the real-time of redundant switching, improved system reliability.
(3) owing to adopt the parsing redundancy scheme fault of described CPU module to be judged its fault detect response time is 40ms, has shortened system downtime, has improved system reliability.
Description of drawings
Fig. 1 is a general structure block diagram of the present invention;
Fig. 2 is the Redundant Control submodular circuits schematic diagram of first CPU modules A of the present invention;
The Redundant Control submodular circuits schematic diagram of second CPU module B of the present invention during Fig. 3.
Embodiment
With reference to figure 1, the present invention mainly is made up of first CPU modules A, second CPU module B, first load 1 and second load 2, and first CPU modules A is controlled second load 2 of 1, the second CPU module of first load B control.Each CPU module comprises data acquisition submodule, eCAN bus communication submodule, resolves redundancy scheme submodule, redundant switching submodule and Redundant Control submodule.Data acquisition submodule and two-way connection of eCAN bus communication submodule, eCAN bus communication submodule and parsing redundancy scheme unidirectional connection of submodule, resolve the redundancy scheme submodule and be connected with redundant switching submodule is unidirectional, redundant switching submodule is connected with the Redundant Control submodule is unidirectional.Data acquisition submodule acquisition system input signal, and the data that collect are sent to eCAN bus communication submodule and resolve the redundancy scheme submodule, eCAN bus communication submodule realize between first CPU modules A and second the CPU module B synchronously and real time data exchange, first CPU modules A and second CPU module B are carried out fault judgement data source is provided for resolving the redundancy scheme submodule, resolve the data source that redundant sub reception data acquisition submodule and eCAN bus communication submodule provide, and the fault of described two CPU modules judged, the fault judgement result is sent to redundant switching submodule, this submodule is according to the fault judgement result, to Redundant Control submodule output switch-over control signal, the Redundant Control submodule is taken over the CPU module institute control load that breaks down according to switch-over control signal.Described Redundant Control submodule realizes with software mode or hardware mode, for example the hardware implementation mode of the Redundant Control submodule of first CPU modules A as shown in Figure 2, the Redundant Control submodule hardware real-time mode of second CPU module B is as shown in Figure 3.
With reference to Fig. 2, the Redundant Control submodule of first CPU modules A, be by a logic inverter D, logic inverter E, four input or door H, a 54LS244 impact damper F and a 54LS244 impact damper G form, but be not limited to the 54LS244 impact damper, wherein four the input or the door H respectively with logic inverter D, logic inverter E and unidirectional connection of 54LS244 impact damper F, not gate E respectively with 54LS244 impact damper F and unidirectional connection of 54LS244 impact damper G.
With reference to Fig. 3, the Redundant Control submodule of second CPU module B, form by a logic inverter J, logic inverter K, four input or door N, a 54LS244 impact damper L and a 54LS244 impact damper M, but be not limited to the 54LS244 impact damper, wherein four the input or the door N respectively with logic inverter J, logic inverter K and unidirectional connection of 54LS244 impact damper L, not gate K respectively with 54LS244 impact damper L and unidirectional connection of 54LS244 impact damper M.
During system works of the present invention, eCAN bus communication submodule by two CPU modules passes through to send synchronization request every 10ms, reply, confirmation signal realizes that CPU is synchronous, eCAN bus communication submodule sends the data acquisition instruction to the data acquisition submodule, the data acquisition submodule is to input signal continuous sampling 8 times, 8 groups of data obtaining are found out wherein maximal value and minimum value by ordering and abandon, 6 groups of remaining data arithmetic means as current acquired data values, and be sent to and resolve redundancy scheme submodule and eCAN bus communication submodule, the eCAN bus submodule exchange acquired data values of the eCAN bus submodule of first CPU modules A and second CPU module B, and exchange is obtained acquired data values be sent to and resolve the redundancy scheme submodule, this submodule is the acquired data values of two CPU modules relatively, if acquired data values unanimity, then judge two equal non-fault of CPU module, otherwise read the one-period acquired data values as historical acquired data values, and whether continuation back three synchronizing cycles of two CPU modules acquired data values is consistent, if it is inconsistent, calculate the difference of the arithmetic mean acquired data values historical of four cycle acquired data values of first CPU modules A with it, calculate the difference of the arithmetic mean acquired data values historical of four cycle acquired data values of second CPU module B simultaneously with it, the difference size that compares two CPU modules, the CPU module that difference is big is determined and fault occurs, the fault detect response time is 40ms, and will judge that fail result is sent to the switching controls submodule, this submodule is exported switch-over control signal to the Redundant Control submodule according to fail result, this switch-over control signal comprises the control signal Mag1 of first CPU modules A to load 1, first CPU modules A is to the control signal Mag1_2 of load 2, second CPU module B is to the control signal Mag2 of load 2, second CPU module B is to the control signal Mag2_1 of load 1, first CPU modules A is to the control signal CON1 of second CPU module B and second the CPU modules A control signal CON2 to first CPU module B, the Redundant Control submodule of first CPU modules A receives Mag1_2, Mag2 and CON1 realize the control to second load 2, and the Redundant Control submodule of second CPU module B receives Mag2_1, Mag1 and CON2 realize the control to first load 1.Wherein CON1 is realized by combinational logic by first switching enable signal CPU1_EN1 of first CPU modules A, second switching enable signal CPU1_EN2, the 3rd switching enable signal CPU1_EN3 and the 4th switching enable signal CPU1_EN4, and CON2 is realized by combinational logic by first switching enable signal CPU2_EN1 of second CPU module B, second switching enable signal CPU2_EN2, the 3rd switching enable signal CPU2_EN3 and the 4th switching enable signal CPU2_EN4.
If when judging the equal non-fault of two CPU modules, first switching enable signal CPU1_EN1 that the redundant switching submodule of first CPU modules A is exported first CPU modules A is 1, second switches enable signal CPU1_EN2 is 0, the 3rd switches enable signal CPU1_EN3 is that 1 and the 4th switching enable signal CPU1_EN4 is 1, logic inverter D is output as 1, four inputs or door H output signal are 1, this signal inputs to 54LS244 impact damper F does not enable it, Mag1_2 does not export, logic inverter E output signal is 0, this signal inputs to 54LS244 impact damper G enables it, second load 2 of Mag2 output control; It is 1 that first of second CPU module B of redundant switching submodule output of second CPU module B switches enable signal CPU2_EN1, second switches enable signal CPU2_EN2 is 0, the 3rd switches enable signal CPU2_EN3 is that 1 and the 4th switching enable signal CPU2_EN4 is 1, logic inverter J is output as 1, four inputs or door N output signal are 1, this signal inputs to 54LS244 impact damper L does not enable it, Mag2_1 does not export, logic inverter K output signal is 0, this signal inputs to 54LS244 impact damper M enables it, first load 1 of Mag1 output control.
If judge when second CPU module B breaks down, first switching enable signal CPU1_EN1 that the redundant switching submodule of first CPU modules A is exported first CPU modules A is 0, second switches enable signal CPU1_EN2 is 1, the 3rd switches enable signal CPU1_EN3 is that 0 and the 4th switching enable signal CPU1_EN4 is 0, logic inverter D is output as 0, four inputs or door H output signal are 0, this signal inputs to 54LS244 impact damper F enables it, second load 2 of Mag1_2 discharge conection, logic inverter E output signal is 1, this signal inputs to 54LS244 impact damper G does not enable it, and Mag2 does not export.
If judge when first CPU modules A breaks down, it is 0 that first of second CPU module B of redundant switching submodule output of second CPU module B switches enable signal CPU1_EN1, second switches enable signal CPU1_EN2 is 1, the 3rd switches enable signal CPU1_EN3 is that 0 and the 4th switching enable signal CPU1_EN4 is 0, logic inverter J is output as 0, four inputs or door N output signal are 0, this signal inputs to 54LS244 impact damper L enables it, first load 1 of Mag2_1 discharge conection, logic inverter K output signal is 1, this signal inputs to 54LS244 impact damper M does not enable it, and Mag1 does not export.

Claims (9)

1. the two CPU redundancy control systems based on the parsing redundancy scheme comprise two CPU modules, it is characterized in that this two CPU modules adopt " backup mutually " redundancy strategy, are respectively applied for the different load of control, and each CPU module comprises again:
Data acquisition submodule: be used for the acquisition system input signal, and the data that collect are sent to eCAN bus communication submodule and resolve the redundancy scheme submodule;
ECAN bus communication submodule: be used to realize that the synchronous and real time data between first CPU module (A) and second the CPU module (B) exchanges, first CPU module (A) and second CPU module (B) are carried out fault judgement data source is provided for resolving the redundancy scheme submodule, guarantee the redundant switching of two CPU real-times;
Resolve the redundancy scheme submodule: be used to receive the data source that data acquisition submodule and eCAN bus communication submodule provide, and the fault of described two CPU modules is judged, the fault judgement result is sent to redundant switching submodule;
Redundant switching submodule: be used for according to the fault judgement result, to Redundant Control submodule output switch-over control signal;
Redundant Control submodule: be used for the CPU module institute control load that breaks down being taken over according to switch-over control signal, if first CPU module (A) fault, then second CPU module (B) taken over first load (1), block first CPU module (A) output control function simultaneously, vice versa;
Described data acquisition submodule and two-way connection of eCAN bus communication submodule, eCAN bus communication submodule and parsing redundancy scheme unidirectional connection of submodule, resolve the redundancy scheme submodule and be connected with redundant switching submodule is unidirectional, redundant switching submodule is connected with the Redundant Control submodule is unidirectional.
2. according to claim 1 pair of CPU redundancy control system, it is characterized in that described data acquisition submodule acquisition system input signal, be continuous sampling 8 times, 8 groups of data obtaining are found out wherein maximal value and minimum value by ordering and abandon, 6 groups of remaining data are done sums on average as current sampled value.
3. according to claim 1 pair of CPU redundancy control system, it is characterized in that described eCAN bus communication submodule, by send synchronization request, reply, confirmation signal realizes that first CPU module (A) is synchronous with the CPU of second CPU module (B), be 10ms its synchronizing cycle, sets up the back synchronously and send the data acquisition instruction to the data acquisition submodule.
4. according to claim 1 pair of CPU redundancy control system, it is characterized in that described parsing redundancy scheme submodule, come the CPU module failure is judged that by first CPU module (A) of real-time contrast and the consistance of second CPU module (B) image data its fault detect response time is 40ms.
5. according to claim 1 pair of CPU redundancy control system, it is characterized in that the switch-over control signal of described redundant switching controls submodule output, comprise the control signal Mag1 of first CPU module (A) load (1), first CPU module (A) is to the control signal Mag1_2 of load (2), second CPU module (B) is to the control signal Mag2 of load (2), second CPU module (B) is to the control signal Mag2_1 of load (1), first CPU module (A) is to the control signal CON1 of second CPU module (B) and second CPU module (A) the control signal CON2 to first CPU module (B).
6. according to claim 5 pair of CPU redundancy control system is characterized in that described control signal CON1 is realized by combinational logic by first switching enable signal CPU1_EN1 of first CPU module (A), second switching enable signal CPU1_EN2, the 3rd switching enable signal CPU1_EN3 and the 4th switching enable signal CPU1_EN4.
7. according to claim 5 pair of CPU redundancy control system is characterized in that described control signal CON2 is realized by combinational logic by first switching enable signal CPU2_EN1 of second CPU module (B), second switching enable signal CPU2_EN2, the 3rd switching enable signal CPU2_EN3 and the 4th switching enable signal CPU2_EN4.
8. according to claim 1 pair of CPU redundancy control system, the Redundant Control submodule that it is characterized in that described first CPU module (A), be by a logic inverter (D), a logic inverter (E), one four input or door (H), a 54LS244 impact damper (F) and a 54LS244 impact damper (G) composition, wherein four the input or the door (H) respectively with logic inverter (D), logic inverter (E) and unidirectional connection of 54LS244 impact damper (F), logic inverter (E) respectively with 54LS244 impact damper (F) and unidirectional connection of 54LS244 impact damper (G).
9. according to claim 1 pair of CPU redundancy control system, the Redundant Control submodule that it is characterized in that described second CPU module (B), form by a logic inverter (J), a logic inverter (K), four input or door (N), a 54LS244 impact damper (L) and a 54LS244 impact damper (M), wherein four the input or the door (N) respectively with logic inverter (J), logic inverter (K) and unidirectional connection of 54LS244 impact damper (L), logic inverter (K) respectively with 54LS244 impact damper (L) and unidirectional connection of 54LS244 impact damper (M).
CN2010102514482A 2010-08-10 2010-08-10 Double-CPU redundancy control system based on analysis redundancy mechanism Active CN101916218B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010102514482A CN101916218B (en) 2010-08-10 2010-08-10 Double-CPU redundancy control system based on analysis redundancy mechanism

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010102514482A CN101916218B (en) 2010-08-10 2010-08-10 Double-CPU redundancy control system based on analysis redundancy mechanism

Publications (2)

Publication Number Publication Date
CN101916218A true CN101916218A (en) 2010-12-15
CN101916218B CN101916218B (en) 2012-07-04

Family

ID=43323735

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010102514482A Active CN101916218B (en) 2010-08-10 2010-08-10 Double-CPU redundancy control system based on analysis redundancy mechanism

Country Status (1)

Country Link
CN (1) CN101916218B (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103198044A (en) * 2013-03-12 2013-07-10 首都师范大学 PCI (Peripheral Component Interconnect) dual redundancy CAN (Controller Area Network) bus card
CN103197657A (en) * 2013-04-19 2013-07-10 华自科技股份有限公司 Dual-PCC hot standby switching method based on controller area network (CAN) bus
CN103546427A (en) * 2012-07-11 2014-01-29 中国银联股份有限公司 Method and system for realizing high availability of encryption machine application
CN103699462A (en) * 2014-01-08 2014-04-02 闽南师范大学 Single chip microprocessor system with reliability design
CN103699461A (en) * 2013-11-27 2014-04-02 北京机械设备研究所 Double-host machine mutual redundancy hot backup method
CN104035843A (en) * 2013-03-06 2014-09-10 英飞凌科技股份有限公司 System and Method to Increase Lockstep Core Availability
CN104111881A (en) * 2014-07-25 2014-10-22 中国航天科工集团第二研究院七〇六所 Arbitration device for double computer redundancy hot backup computer
CN104407949A (en) * 2014-11-28 2015-03-11 中国航天科技集团公司第九研究院第七七一研究所 Spaceborne module-level redundant backup system and method
CN104669268A (en) * 2013-11-26 2015-06-03 中国科学院沈阳自动化研究所 System and method for independent control of redundant underwater robot based on hot backup
CN104700909A (en) * 2014-12-31 2015-06-10 大亚湾核电运营管理有限责任公司 Nuclear power plant group pile safety system
CN106484572A (en) * 2016-12-09 2017-03-08 天津凌天科技有限公司 A kind of dual redundant computer system
CN106597944A (en) * 2016-12-20 2017-04-26 中国船舶重工集团公司第七�三研究所 Dual-DSP-controller seamless switching system and switching method
CN107065640A (en) * 2016-12-31 2017-08-18 广州新科佳都科技有限公司 Information gathering redundant system based on multiplex data bus
CN107851054A (en) * 2015-09-15 2018-03-27 德克萨斯仪器股份有限公司 IC chip with multiple kernels
CN109143091A (en) * 2018-10-15 2019-01-04 四川长虹电器股份有限公司 Battery management system failure FDIR system and method based on dual redundant
CN110825065A (en) * 2018-08-09 2020-02-21 江西北斗变电科技有限公司 Method and system for detecting operation state of industrial internet control system in real time
CN111190345A (en) * 2018-11-14 2020-05-22 西门子股份公司 Redundant automation system with multiple processor units per hardware unit
CN112067031A (en) * 2020-08-11 2020-12-11 华人运通(江苏)技术有限公司 Gear signal checking method and device of automobile gear shifter, storage medium and system
CN113687775A (en) * 2021-07-20 2021-11-23 南京国电南自维美德自动化有限公司 Rapid data recording method and system for real-time control system
CN113867126A (en) * 2021-09-30 2021-12-31 南京国电南自维美德自动化有限公司 Method and system for testing synchronization performance of real-time control system with redundancy mechanism
CN113950168A (en) * 2021-10-14 2022-01-18 成都锦城学院 High-reliability redundant backup 4G/5G safe edge computing gateway
CN114428451A (en) * 2021-12-06 2022-05-03 浙江中控技术股份有限公司 Method for switching external communication permission of redundant communication module
CN116893609A (en) * 2023-09-05 2023-10-17 浙江国利信安科技有限公司 Method, apparatus and medium for switching redundancy modules

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060282638A1 (en) * 2005-06-10 2006-12-14 Fujitsu Limited Storage device, configuration information management method and program
CN101000591A (en) * 2006-12-30 2007-07-18 中国船舶重工集团公司第七一一研究所 Double-machine redundancy system based on embedded CPU
CN101714109A (en) * 2009-11-24 2010-05-26 杭州华三通信技术有限公司 Method and device for controlling mainboard of double CPU system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060282638A1 (en) * 2005-06-10 2006-12-14 Fujitsu Limited Storage device, configuration information management method and program
CN101000591A (en) * 2006-12-30 2007-07-18 中国船舶重工集团公司第七一一研究所 Double-machine redundancy system based on embedded CPU
CN101714109A (en) * 2009-11-24 2010-05-26 杭州华三通信技术有限公司 Method and device for controlling mainboard of double CPU system

Cited By (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103546427B (en) * 2012-07-11 2017-02-08 中国银联股份有限公司 Method and system for realizing high availability of encryption machine application
CN103546427A (en) * 2012-07-11 2014-01-29 中国银联股份有限公司 Method and system for realizing high availability of encryption machine application
CN104035843B (en) * 2013-03-06 2016-09-14 英飞凌科技股份有限公司 For improving the system and method for lock-step core availability
CN104035843A (en) * 2013-03-06 2014-09-10 英飞凌科技股份有限公司 System and Method to Increase Lockstep Core Availability
US9891917B2 (en) 2013-03-06 2018-02-13 Infineon Technologies Ag System and method to increase lockstep core availability
CN103198044B (en) * 2013-03-12 2015-09-09 首都师范大学 A kind of PCI dual-redundant CAN bus card
CN103198044A (en) * 2013-03-12 2013-07-10 首都师范大学 PCI (Peripheral Component Interconnect) dual redundancy CAN (Controller Area Network) bus card
CN103197657A (en) * 2013-04-19 2013-07-10 华自科技股份有限公司 Dual-PCC hot standby switching method based on controller area network (CAN) bus
CN104669268A (en) * 2013-11-26 2015-06-03 中国科学院沈阳自动化研究所 System and method for independent control of redundant underwater robot based on hot backup
CN104669268B (en) * 2013-11-26 2016-08-03 中国科学院沈阳自动化研究所 A kind of redundancy underwater robot self-control system based on Hot Spare and method
CN103699461A (en) * 2013-11-27 2014-04-02 北京机械设备研究所 Double-host machine mutual redundancy hot backup method
CN103699462B (en) * 2014-01-08 2015-04-08 闽南师范大学 Single chip microprocessor system with reliability design
CN103699462A (en) * 2014-01-08 2014-04-02 闽南师范大学 Single chip microprocessor system with reliability design
CN104111881A (en) * 2014-07-25 2014-10-22 中国航天科工集团第二研究院七〇六所 Arbitration device for double computer redundancy hot backup computer
CN104111881B (en) * 2014-07-25 2016-03-30 中国航天科工集团第二研究院七〇六所 A kind of arbitration device for dual-computer redundancy Hot Spare computing machine
CN104407949A (en) * 2014-11-28 2015-03-11 中国航天科技集团公司第九研究院第七七一研究所 Spaceborne module-level redundant backup system and method
CN104700909A (en) * 2014-12-31 2015-06-10 大亚湾核电运营管理有限责任公司 Nuclear power plant group pile safety system
CN107851054B (en) * 2015-09-15 2022-02-08 德克萨斯仪器股份有限公司 Integrated circuit chip with multiple cores
CN107851054A (en) * 2015-09-15 2018-03-27 德克萨斯仪器股份有限公司 IC chip with multiple kernels
US11698841B2 (en) 2015-09-15 2023-07-11 Texas Instruments Incorporated Integrated circuit chip with cores asymmetrically oriented with respect to each other
US11269742B2 (en) 2015-09-15 2022-03-08 Texas Instruments Incorporated Integrated circuit chip with cores asymmetrically oriented with respect to each other
CN106484572A (en) * 2016-12-09 2017-03-08 天津凌天科技有限公司 A kind of dual redundant computer system
CN106597944A (en) * 2016-12-20 2017-04-26 中国船舶重工集团公司第七�三研究所 Dual-DSP-controller seamless switching system and switching method
CN106597944B (en) * 2016-12-20 2019-04-19 中国船舶重工集团公司第七一三研究所 A kind of two CSTR controller seamless switch-over system and switching method
CN107065640A (en) * 2016-12-31 2017-08-18 广州新科佳都科技有限公司 Information gathering redundant system based on multiplex data bus
CN110825065A (en) * 2018-08-09 2020-02-21 江西北斗变电科技有限公司 Method and system for detecting operation state of industrial internet control system in real time
CN109143091B (en) * 2018-10-15 2020-12-29 四川长虹电器股份有限公司 Battery management system fault FDIR system and method based on double redundancy
CN109143091A (en) * 2018-10-15 2019-01-04 四川长虹电器股份有限公司 Battery management system failure FDIR system and method based on dual redundant
CN111190345A (en) * 2018-11-14 2020-05-22 西门子股份公司 Redundant automation system with multiple processor units per hardware unit
CN112067031A (en) * 2020-08-11 2020-12-11 华人运通(江苏)技术有限公司 Gear signal checking method and device of automobile gear shifter, storage medium and system
CN113687775A (en) * 2021-07-20 2021-11-23 南京国电南自维美德自动化有限公司 Rapid data recording method and system for real-time control system
CN113867126A (en) * 2021-09-30 2021-12-31 南京国电南自维美德自动化有限公司 Method and system for testing synchronization performance of real-time control system with redundancy mechanism
CN113867126B (en) * 2021-09-30 2023-10-03 南京国电南自维美德自动化有限公司 Real-time control system synchronization performance test method and system with redundancy mechanism
CN113950168A (en) * 2021-10-14 2022-01-18 成都锦城学院 High-reliability redundant backup 4G/5G safe edge computing gateway
CN114428451A (en) * 2021-12-06 2022-05-03 浙江中控技术股份有限公司 Method for switching external communication permission of redundant communication module
CN114428451B (en) * 2021-12-06 2024-03-19 浙江中控技术股份有限公司 Method for switching external communication permission of redundant communication module
CN116893609A (en) * 2023-09-05 2023-10-17 浙江国利信安科技有限公司 Method, apparatus and medium for switching redundancy modules

Also Published As

Publication number Publication date
CN101916218B (en) 2012-07-04

Similar Documents

Publication Publication Date Title
CN101916218B (en) Double-CPU redundancy control system based on analysis redundancy mechanism
CN107187465B (en) ATO system architecture of unit-level hot standby redundancy
CN110361979B (en) Safety computer platform in railway signal field
US11718331B2 (en) Non-national standard turnout drive system based on double 2-vote-2 architecture
CN110376876B (en) Double-system synchronous safety computer platform
CN101807076B (en) Duplication redundancy fault-tolerant high-reliability control system having synergistic warm standby function based on PROFIBUS field bus
CN107942820B (en) High-reliability analog quantity redundant output device and method
CN202004776U (en) Redundant hot swapping system
CN102866690B (en) Redundancy switching method between Redundant process control station in scattered control system
CN103678031B (en) Two take advantage of two to take two redundant systems and method
CN110843857A (en) Fault detection and switching system for dual-machine hot standby ATO equipment
WO2009137988A1 (en) Code bit level redundancy method for computer interlock ing system
CN110351174A (en) A kind of safety computer platform of module redundancy
CN104268037A (en) Hot redundancy interlocking subsystem and main and standby switching method thereof
CN110427283B (en) Dual-redundancy fuel management computer system
CN104669268A (en) System and method for independent control of redundant underwater robot based on hot backup
CN104407949A (en) Spaceborne module-level redundant backup system and method
CN204990103U (en) Novel two take advantage of two to get two trusted computer system
CN105717787A (en) Dual-redundancy control system and control method for intelligent power distribution device
CN209813737U (en) Magnetic-levitation train and levitation control system and controller thereof
CN105938356B (en) The hardware redundancy of control module and operation cadence synchronization system in DCS system
CN100507580C (en) Electronic type transformer high voltage side redundant backup circuit and failure detection method
JP5706347B2 (en) Redundant control system
CN102968110B (en) Multi-power-supply automatic transfer switch (ATS) signal processing system based on multiple processors and control method for multi-power-supply ATS signal processing system
WO2019129196A1 (en) Fault-tolerant control method, system and device for electric motor controller, and storage medium

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant