CN101895767A - Method for storing and updating AVS inter-frame predicated reference pixel - Google Patents
Method for storing and updating AVS inter-frame predicated reference pixel Download PDFInfo
- Publication number
- CN101895767A CN101895767A CN2009100518062A CN200910051806A CN101895767A CN 101895767 A CN101895767 A CN 101895767A CN 2009100518062 A CN2009100518062 A CN 2009100518062A CN 200910051806 A CN200910051806 A CN 200910051806A CN 101895767 A CN101895767 A CN 101895767A
- Authority
- CN
- China
- Prior art keywords
- memory
- piece
- sub
- reference pixel
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a method for storing and updating an AVS inter-frame predicated reference pixel, belonging to the technical field of video coding and decoding and aiming at solving the technical problem of storing and updating reference pixels. Reference pixels required for inter-frame predication are respectively stored in an upper macro block row memory, a left macro block memory and a bottom right corner register, and both the memories and registers are from inside of a chip. The method comprises processing in the order from zero to three of the sub-block number as for one macro block; the processing of obtaining the reference pixel of each sub-block comprises two parts of predication preprocessing and predication post-processing; the method ensures that the 33 pixels required for AVS inter-frame predication are smartly stored and updated, thereby saving the memory resources, preventing reading data from an off-chip data memory in the inter-frame predication and reconstruction process, greatly improving the efficiency of the whole inter-frame predication, and reducing the influence on the inter-frame predication performance caused by in-chip and off-chip frequency data access.
Description
Technical field
The present invention relates to video coding and decoding technology, particularly relate to a kind of digital video decoding infra-prediction techniques of AVS standard.
Background technology
AVS (Audio Video Coding Standard) is by the autonomous digital audio/video encoding and decoding technique standard of formulating of China.The video section of this technical standard was the State Standard of the People's Republic of China on February 22nd, 2006 by promulgation, in enforcement on March 1 in 2006.The AVS video standard uses infra-prediction techniques to improve the code efficiency of inter-coded macroblocks, use during infra-frame prediction the left side piece, lower-left piece, top piece, upper right of current sub-block and upper left the lower right corner 1 pixel value totally 33 pixel values as the reference pixel of current sub-block prediction (lower-left and upper right 8 pixel values respectively can be when it is unavailable be obtained by the pixel-expansion of a left side and top piece, but directly use in its time spent).In the design and realization of AVS hardware video decoder, the required bandwidth of memory interface is one of key factor of system for restricting performance and cost.The data volume of intra-framed prediction module and amount of calculation are very big, take more memory interface bandwidth, are one of bottlenecks of whole system operation.Intra-framed prediction module is to memory interface bus time that takies and the data volume that reads, has great important for reducing the memory interface bandwidth and improving systematic function, how designing 33 pixel values that need when succinct data structure is come each sub-piece prediction and store, is a key issue of infra-frame prediction.
Summary of the invention
At the defective that exists in the above-mentioned prior art, technical problem to be solved by this invention provides a kind of AVS inter-frame predicated reference pixel method for storing and updating that can improve whole infra-frame prediction storage update efficient.
In order to solve the problems of the technologies described above, a kind of AVS inter-frame predicated reference pixel method for storing and updating provided by the present invention, it is characterized in that described method makes the required reference pixel of infra-frame prediction be stored in macro-block line memory, left macro block memory, lower right corner register respectively; Wherein:
Last macro-block line memory comprises the U memory, and its size is the resolution width of this video sequence; Required 16 reference pixels in top of each height piece infra-frame prediction will obtain from the U memory;
Left side macro block memory comprises the L memory, and its size is 16 bytes; Required 16 reference pixels of left of each height piece infra-frame prediction will obtain from the L memory;
Lower right corner register comprises R0 register, R1 register, R2 register, R3 register, and its size is respectively 1 byte; The required lower right corner reference pixel of the 0th sub-piece infra-frame prediction will obtain from the R0 register, the required lower right corner reference pixel of the first sub-piece infra-frame prediction will obtain from the R1 register, the required lower right corner reference pixel of the second sub-piece infra-frame prediction will obtain from the R2 register, and the required lower right corner reference pixel of the 3rd sub-piece infra-frame prediction will obtain from the R3 register;
Described method is: for a macro block, it handles the order according to sub-piece number the from the 0th to the 3rd, and the processing that each sub-piece reference pixel obtains comprises the prediction pre-treatment and predicts two parts of reprocessing; Described method specifically may further comprise the steps:
Step 1: the 0th sub-piece pre-treatment:
Step 1.1 is got the reference pixel in the lower right corner of forecasting institute need from the R0 register;
Step 1.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the second sub-piece of the pairing lastrow macro block of current macro taken out from the U memory is kept at the R1 register, the first sub-piece reference of confession current macro;
Step 1.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the first sub-piece of the pairing last macro block of current macro taken out from the L memory is kept at the R2 register, the second sub-piece reference of confession current macro;
Step 2: the 0th sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 3: the first sub-piece pre-treatment:
Step 3.1 is got the reference pixel in the lower right corner of forecasting institute need from the R1 register;
Step 3.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the 3rd sub-piece of the pairing lastrow macro block of current macro taken out from the U memory be kept at the R0 register, for the 0th sub-piece reference of the pairing next macro block of current macro;
Step 3.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the 0th sub-piece of current macro taken out from the L memory is kept at the R3 register, the 3rd sub-piece reference of confession current macro;
Step 4: the first sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 5: the second sub-piece pre-treatment:
Step 5.1 is got the reference pixel in the lower right corner of forecasting institute need from the R2 register;
Step 5.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 5.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 6: the second sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 7: the 3rd sub-piece pre-treatment:
Step 7.1 is got the reference pixel in the lower right corner of forecasting institute need from the R3 register:
Step 7.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 7.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 8: the 3rd sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory.
Further, in described step 2, step 4, step 6, step 8, upgrade the U memory and be meant: the data with last column of the book piece that obtains after each sub-piece is rebuild cover the horizontal correspondence position of this sub-piece at the U memory; In described step 2, step 4, step 6, step 8, upgrade the L memory and be meant: the data with last row of the book piece that obtains after each sub-piece is rebuild cover the vertical correspondence position of this sub-piece at the L memory.
AVS inter-frame predicated reference pixel method for storing and updating provided by the invention is stored in memory and the register respectively by the reference pixel that infra-frame prediction is required, storage update mechanism reasonable in design, not only saved memory resource, and in infra-frame prediction and process of reconstruction, do not need outside sheet reading of data the frame data memory, thereby greatly improved the efficient of whole infra-frame prediction, reduced in the sheet, the outer frequent access data of sheet are to the infra-frame prediction Effect on Performance.
Description of drawings
Fig. 1 is that the reference pixel of AVS infra-frame prediction shows distribution schematic diagram;
Fig. 2 is an AVS infra-frame prediction of the present invention lower right corner register-stored schematic diagram;
Fig. 3 is the update method of AVS infra-frame prediction U memory of the present invention;
Fig. 4 is the update method of AVS infra-frame prediction L memory of the present invention.
Embodiment
Below in conjunction with description of drawings embodiments of the invention are described in further detail, but present embodiment is not limited to the present invention, every employing similarity method of the present invention and similar variation thereof all should be listed protection scope of the present invention in.
For a better understanding of the present invention, Fig. 1 has drawn out AVS inter-frame predicated reference pixel distribution schematic diagram.Next image block may need the reference pixel used in infra-frame prediction, just rightmost one row of each piece and the pixel of delegation bottom.Use for some piece that each macro block has only the sample point of last column may be positioned at its below, and other sample points that may use in fact just use in a macro block in the macro block, are perhaps used by neighboring macro-blocks.
Based on above-mentioned analysis, the present invention's reference pixel that infra-frame prediction is required is stored in the macro-block line memory respectively, left macro block memory, lower right corner register.Wherein:
Last macro-block line memory comprises the U memory, and its size is the resolution width of this video sequence.Required 16 reference pixels in top of each height piece infra-frame prediction will obtain from the U memory.
Left side macro block memory comprises the L memory, and its size is 16 bytes.Required 16 reference pixels of left of each height piece infra-frame prediction will obtain from the L memory.
Lower right corner register comprises R0 register, R1 register, R2 register, R3 register, and its size is respectively 1 byte.The required lower right corner reference pixel of the 0th sub-piece infra-frame prediction will obtain from the R0 register, the required lower right corner reference pixel of the first sub-piece infra-frame prediction will obtain from the R1 register, the required lower right corner reference pixel of the second sub-piece infra-frame prediction will obtain from the R2 register, and the required lower right corner reference pixel of the 3rd sub-piece infra-frame prediction will obtain from the R3 register.
Fig. 2 has provided R0, R1, four register-stored of R2, R3 the 0th sub-piece---the schematic diagram of the lower right corner reference pixel of the 3rd sub-piece.As shown in Figure 2, the present invention only needs 4 registers just can realize the storage of infra-frame prediction lower right corner reference pixel.
AVS inter-frame predicated reference pixel method for storing and updating of the present invention, for a macro block, it handles the order according to sub-piece number the from the 0th to the 3rd, and the processing that each sub-piece reference pixel obtains comprises the prediction pre-treatment and predicts two parts of reprocessing.Described method specifically may further comprise the steps:
Step 1: the 0th sub-piece pre-treatment:
Step 1.1 is got the reference pixel in the lower right corner of forecasting institute need from the R0 register;
Step 1.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the second sub-piece of the pairing lastrow macro block of current macro taken out from the U memory is kept at the R1 register, the first sub-piece reference of confession current macro;
Step 1.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the first sub-piece of the pairing last macro block of current macro taken out from the L memory is kept at the R2 register, the second sub-piece reference of confession current macro;
Step 2: the 0th sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 3: the first sub-piece pre-treatment:
Step 3.1 is got the reference pixel in the lower right corner of forecasting institute need from the R1 register;
Step 3.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the 3rd sub-piece of the pairing lastrow macro block of current macro taken out from the U memory be kept at the R0 register, for the 0th sub-piece reference of the pairing next macro block of current macro;
Step 3.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the 0th sub-piece of current macro taken out from the L memory is kept at the R3 register, the 3rd sub-piece reference of confession current macro;
Step 4: the first sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 5: the second sub-piece pre-treatment:
Step 5.1 is got the reference pixel in the lower right corner of forecasting institute need from the R2 register;
Step 5.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 5.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 6: the second sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 7: the 3rd sub-piece pre-treatment:
Step 7.1 is got the reference pixel in the lower right corner of forecasting institute need from the R3 register:
Step 7.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 7.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 8: the 3rd sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory.
Described step 2, in 4,6,8, the update method of U memory as shown in Figure 3: the data with last column of the book piece that obtains after each sub-piece is rebuild cover the horizontal correspondence position of this sub-piece at the U memory; Be specially: the 0th sub-piece, the second sub-piece cover the memory cell of U memory directly over its correspondence, and the first sub-piece, the 3rd sub-piece cover the memory cell of U memory directly over its correspondence.
Described step 2, in 4,6,8, the update method of L memory as shown in Figure 4: the data with last row of the book piece that obtains after each sub-piece is rebuild cover the vertical correspondence position of this sub-piece at the L memory; Be specially: the 0th sub-piece, the first sub-piece covers the memory cell of its corresponding left L memory, the second sub-piece, the 3rd sub-piece covers the memory cell of its corresponding left L memory.
The present invention is stored in memory and the register respectively by the reference pixel that infra-frame prediction is required, storage update mechanism reasonable in design, not only saved the resource of memory, and in infra-frame prediction and process of reconstruction, do not need outside sheet reading of data the frame data memory, thereby greatly improved the efficient of whole infra-frame prediction, reduced in the sheet, the outer frequent access data of sheet are to the infra-frame prediction Effect on Performance.
Claims (2)
1. an AVS inter-frame predicated reference pixel method for storing and updating is characterized in that, described method makes the required reference pixel of infra-frame prediction be stored in macro-block line memory, left macro block memory, lower right corner register respectively; Wherein:
Last macro-block line memory comprises the U memory, and its size is the resolution width of this video sequence; Required 16 reference pixels in top of each height piece infra-frame prediction will obtain from the U memory;
Left side macro block memory comprises the L memory, and its size is 16 bytes; Required 16 reference pixels of left of each height piece infra-frame prediction will obtain from the L memory;
Lower right corner register comprises R0 register, R1 register, R2 register, R3 register, and its size is respectively 1 byte; The required lower right corner reference pixel of the 0th sub-piece infra-frame prediction will obtain from the R0 register, the required lower right corner reference pixel of the first sub-piece infra-frame prediction will obtain from the R1 register, the required lower right corner reference pixel of the second sub-piece infra-frame prediction will obtain from the R2 register, and the required lower right corner reference pixel of the 3rd sub-piece infra-frame prediction will obtain from the R3 register;
Described method is: for a macro block, it handles the order according to sub-piece number the from the 0th to the 3rd, and the processing that each sub-piece reference pixel obtains comprises the prediction pre-treatment and predicts two parts of reprocessing; Described method specifically may further comprise the steps:
Step 1: the 0th sub-piece pre-treatment:
Step 1.1 is got the reference pixel in the lower right corner of forecasting institute need from the R0 register;
Step 1.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the second sub-piece of the pairing lastrow macro block of current macro taken out from the U memory is kept at the R1 register, the first sub-piece reference of confession current macro;
Step 1.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the first sub-piece of the pairing last macro block of current macro taken out from the L memory is kept at the R2 register, the second sub-piece reference of confession current macro;
Step 2: the 0th sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 3: the first sub-piece pre-treatment:
Step 3.1 is got the reference pixel in the lower right corner of forecasting institute need from the R1 register;
Step 3.2 is got the upside reference pixel that forecasting institute needs from the U memory, and the lower right corner pixel of the 3rd sub-piece of the pairing lastrow macro block of current macro taken out from the U memory be kept at the R0 register, for the 0th sub-piece reference of the pairing next macro block of current macro;
Step 3.3 is got the left side reference pixel that forecasting institute needs from the L memory, and the lower right corner pixel of the 0th sub-piece of current macro taken out from the L memory is kept at the R3 register, the 3rd sub-piece reference of confession current macro;
Step 4: the first sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 5: the second sub-piece pre-treatment:
Step 5.1 is got the reference pixel in the lower right corner of forecasting institute need from the R2 register;
Step 5.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 5.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 6: the second sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory;
Step 7: the 3rd sub-piece pre-treatment:
Step 7.1 is got the reference pixel in the lower right corner of forecasting institute need from the R3 register:
Step 7.2 is got the upside reference pixel that forecasting institute needs from the U memory;
Step 7.3 is got the left side reference pixel that forecasting institute needs from the L memory;
Step 8: the 3rd sub-piece reprocessing:
Upgrade the U memory, upgrade the L memory.
2. AVS inter-frame predicated reference pixel method for storing and updating according to claim 1, it is characterized in that, in described step 2, step 4, step 6, step 8, upgrade the U memory and be meant: the data with last column of the book piece that obtains after each sub-piece is rebuild cover the horizontal correspondence position of this sub-piece at the U memory; In described step 2, step 4, step 6, step 8, upgrade the L memory and be meant: the data with last row of the book piece that obtains after each sub-piece is rebuild cover the vertical correspondence position of this sub-piece at the L memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910051806 CN101895767B (en) | 2009-05-22 | 2009-05-22 | Method for storing and updating AVS inter-frame predicated reference pixel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910051806 CN101895767B (en) | 2009-05-22 | 2009-05-22 | Method for storing and updating AVS inter-frame predicated reference pixel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101895767A true CN101895767A (en) | 2010-11-24 |
| CN101895767B CN101895767B (en) | 2013-09-18 |
Family
ID=43104809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910051806 Active CN101895767B (en) | 2009-05-22 | 2009-05-22 | Method for storing and updating AVS inter-frame predicated reference pixel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101895767B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104363455A (en) * | 2014-10-29 | 2015-02-18 | 复旦大学 | Hardware on-chip storage method applicable to infra-frame prediction reference pixels in HEVC (high efficiency video coding) standard |
| CN105072447A (en) * | 2015-07-17 | 2015-11-18 | 福州瑞芯微电子股份有限公司 | Motion vector prediction method and device used for VP9 decoder |
| WO2023193701A1 (en) * | 2022-04-06 | 2023-10-12 | 展讯通信（上海）有限公司 | Image coding method and apparatus |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101022551A (en) * | 2007-03-15 | 2007-08-22 | 上海交通大学 | Motion compensating module pixel prefetching device in AVS video hardware decoder |
| CN101115207A (en) * | 2007-08-30 | 2008-01-30 | 上海交通大学 | Method and device for implementing interframe forecast based on relativity between future positions |
| CN101227624A (en) * | 2008-01-31 | 2008-07-23 | 上海广电（集团）有限公司中央研究院 | AVS intra-frame prediction reference pattern extracting method |
| CN101330617A (en) * | 2008-07-31 | 2008-12-24 | 上海交通大学 | Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping |
| CN101383970A (en) * | 2007-09-06 | 2009-03-11 | 北京中电华大电子设计有限责任公司 | Intra-frame predictor implementing method based on AVS parallel flow |
-
2009
- 2009-05-22 CN CN 200910051806 patent/CN101895767B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101022551A (en) * | 2007-03-15 | 2007-08-22 | 上海交通大学 | Motion compensating module pixel prefetching device in AVS video hardware decoder |
| CN101115207A (en) * | 2007-08-30 | 2008-01-30 | 上海交通大学 | Method and device for implementing interframe forecast based on relativity between future positions |
| CN101383970A (en) * | 2007-09-06 | 2009-03-11 | 北京中电华大电子设计有限责任公司 | Intra-frame predictor implementing method based on AVS parallel flow |
| CN101227624A (en) * | 2008-01-31 | 2008-07-23 | 上海广电（集团）有限公司中央研究院 | AVS intra-frame prediction reference pattern extracting method |
| CN101330617A (en) * | 2008-07-31 | 2008-12-24 | 上海交通大学 | Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104363455A (en) * | 2014-10-29 | 2015-02-18 | 复旦大学 | Hardware on-chip storage method applicable to infra-frame prediction reference pixels in HEVC (high efficiency video coding) standard |
| CN105072447A (en) * | 2015-07-17 | 2015-11-18 | 福州瑞芯微电子股份有限公司 | Motion vector prediction method and device used for VP9 decoder |
| CN105072447B (en) * | 2015-07-17 | 2018-03-27 | 福州瑞芯微电子股份有限公司 | A kind of method and apparatus for VP9 decoder motion vector predictions |
| WO2023193701A1 (en) * | 2022-04-06 | 2023-10-12 | 展讯通信（上海）有限公司 | Image coding method and apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101895767B (en) | 2013-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9351003B2 (en) | Context re-mapping in CABAC encoder | |
| CN1812576B (en) | Deblocking filters for performing horizontal and vertical filtering of video data simultaneously and methods of operating the same | |
| CN106878729B (en) | Adaptive loop filter method and apparatus based on subregion basis | |
| US9948934B2 (en) | Estimating rate costs in video encoding operations using entropy encoding statistics | |
| JP5969608B2 (en) | Encoding and decoding method and apparatus | |
| CN103947208B (en) | Reduce the method and device of deblocking filter | |
| CN101193305B (en) | Inter-frame prediction data storage and exchange method for video coding and decoding chip | |
| US8902994B1 (en) | Deblocking filtering | |
| CN101330617B (en) | Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping | |
| CN101321290B (en) | Block-removing filtering method based on digital signal processor | |
| CN101365136B (en) | Method and apparatus for intra-frame prediction | |
| CN106358043A (en) | Hybrid video decoding apparatus and associated hybrid video decoding method | |
| CN101179720B (en) | Video decoding method | |
| CN101895767B (en) | Method for storing and updating AVS inter-frame predicated reference pixel | |
| CN102148990B (en) | Device and method for predicting motion vector | |
| CN102088610A (en) | Video codec and motion estimation method thereof | |
| CN100474929C (en) | Loading device and method for moving compensating data | |
| CN104521234A (en) | Method and apparatus for video processing incorporating deblocking and sample adaptive offset | |
| Xu et al. | A power-efficient and self-adaptive prediction engine for H. 264/AVC decoding | |
| CN100574460C (en) | AVS inter-frame predicated reference sample extraction method | |
| CN102340668A (en) | Reconfigurable technology-based implementation method of MPEG2 (Moving Pictures Experts Group 2) luminance interpolation | |
| Xu et al. | Methods for power/throughput/area optimization of H. 264/AVC decoding | |
| CN102075746B (en) | Video macro block decoding method and device | |
| CN101005619A (en) | Loop circuit filtering method | |
| CN1589029A (en) | Reference storage device and method based on line buffer in video decoding chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 200233 Room 704, Building 2, No. 2570 Hechuan Road, Minhang District, Shanghai Patentee after: Shanghai Hangxin Electronic Technology Co.,Ltd. Address before: Room 5058, building B, 555 Dongchuan Road, Minhang District, Shanghai Patentee before: SHANGHAI AISINOCHIP ELECTRONIC TECHNOLOGY Co.,Ltd. |
|
| CP03 | Change of name, title or address |