CN101330617B - Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping - Google Patents

Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping Download PDF

Info

Publication number
CN101330617B
CN101330617B CN 200810041210 CN200810041210A CN101330617B CN 101330617 B CN101330617 B CN 101330617B CN 200810041210 CN200810041210 CN 200810041210 CN 200810041210 A CN200810041210 A CN 200810041210A CN 101330617 B CN101330617 B CN 101330617B
Authority
CN
China
Prior art keywords
prediction
data
actual
yardstick
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200810041210
Other languages
Chinese (zh)
Other versions
CN101330617A (en
Inventor
洪宇
张航
周金佳
刘佩林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Jiaotong University
Original Assignee
Shanghai Jiaotong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Jiaotong University filed Critical Shanghai Jiaotong University
Priority to CN 200810041210 priority Critical patent/CN101330617B/en
Publication of CN101330617A publication Critical patent/CN101330617A/en
Application granted granted Critical
Publication of CN101330617B publication Critical patent/CN101330617B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

The invention relates to a method and a device for realizing the hardware of a multi-standard intraframe predictor generator in the technical field of digital video encoding and decoding, wherein, a control unit achieves the mapping from an actual prediction model to a basic prediction model and controls each of other units based on the operational flow of one time or a plurality of times of the basic intraframe prediction corresponding to the actual prediction model; a data preparation unit provides the reference data of the operation for a basic operational unit; the basic operation unit completes one time of the operation of the basic intraframe predicting model. Based on the similarity in the intraframe predicting models of the same type, the actual intraframe prediction at one time is decomposed into one time or a plurality of times of the basic intraframe prediction. The hardware realization requires less hardware of a few small-scale basic prediction models instead of the hardware corresponding to each actual prediction model, thereby effectively saving the resources.

Description

Hardware implementation method and device based on the anticipater within multi-standard frame of mode map
Technical field
The present invention relates to a kind of method and device thereof of digital video decoding technical field, specifically is a kind of hardware implementation method and device of anticipater within multi-standard frame.
Background technology
H.264 be the video compression coding-decoding standard of issuing jointly in May, 2003 by International Telecommunication Union and International Organization for Standardization of new generation.It has obtained using widely at present.AVS (digital audio/video encoding and decoding technique standard) is a kind of multimedia source coding standard of being formulated by AVS working group.The video section of this technical standard is the State Standard of the People's Republic of China on February 22nd, 2006 by promulgation, and standard No. GB/T 20090.2-2006 was in enforcement on March 1 in 2006.
AVS and H.264 all adopted method of intra-prediction.Infra-frame prediction is intended to eliminate the spatial redundancies of video data, thereby reaches the purpose of compressed video data.Infra-frame prediction carries out in the mode of piece, and the piece of handling draws by the adjacent block prediction that has disposed, and varying in size of piece also has influence on the complexity of processing and final compression performance.H.264 luminance block can be selected in 4x4,8x8 or 16x16 yardstick according to the difference of class (Profile), and chrominance block is the 8x8 yardstick; The luminance block of AVS and chrominance block all adopt the 8x8 yardstick.Each yardstick has comprised multiple predictive mode again; For luminance block and chrominance block, and H.264 with the AVS standard, predictive mode is also respectively had any different.Therefore, realize prediction unit in many standard frame of not only having supported H.264 but also supported AVS, need to realize a variety of different scales, dissimilar predictive mode, its cost is very huge.So be necessary to extract general character wherein, by the combination of some fundamental forecasting patterns, realize the prediction of different mode, thereby reach the purpose of saving resource.
Find through retrieval existing document, people such as Xu Zhanglei " a kind of support H.264 the intra predictor generator design with AVS " proposed in (" Chinese image graphics journal " the 10th phase in 2007) a kind of will be H.264 with AVS in infra-frame prediction reduce the method for 31 kinds of predictive modes.Various predictive modes under the 8x8 yardstick combine this method with AVS and H.264, have reached the effect that reduces the predictive mode number that needs realization.But this method has still comprised more redundant composition, such as the same quasi-mode under the different masses yardstick not being merged, because of rather than optimum.
Summary of the invention
The present invention is directed to the deficiencies in the prior art, a kind of hardware implementation method and device of the anticipater within multi-standard frame based on mode map are provided, utilize H.264 with AVS in the similitude of similar predictive mode, extract basic predictive mode, combination by one or many fundamental forecasting pattern, realize the infra-frame prediction of different mode,, reach the purpose of saving resource to reduce the predictive mode hardware logic that needs realization.
The present invention is achieved by the following technical solutions:
The hardware implementation method of anticipater within multi-standard frame based on mode map involved in the present invention may further comprise the steps:
Step 1 is imported actual prediction mode number, and obtains its corresponding standard, predictive mode type and predictive mode yardstick according to this numbering.
Step 2 according to the actual prediction mode type of step 1, obtains corresponding fundamental forecasting pattern and fundamental forecasting yardstick, deposits corresponding registers in.
Step 3 according to the actual prediction pattern yardstick of step 1, obtains the 4x4 piece number that it comprises, and deposits corresponding registers in.
Step 4 is obtained actual inter-frame predicated reference pixel, and is deposited actual reference pixel register in.
Step 5, making current prediction piece index value is 0.
Step 6 according to current prediction piece index and actual prediction mode type, is selected to handle the required reference pixel data of using of this sub-piece and is deposited in the basic reference pixel register from actual reference pixel register.
Step 7 uses the fundamental forecasting pattern that basic reference data is predicted, obtains the sub-blocks of data of fundamental forecasting scale size, the line output of going forward side by side.
Step 8 according to the fundamental forecasting yardstick, is upgraded current prediction piece index.
Step 9 judges whether current prediction piece index equals the 4x4 piece number that the actual prediction piece is comprised, if equate, so the sub-piece of expression is finished dealing with, prediction finishes; Otherwise jumping back to step 6 continues to handle.
In the described step 1, there is corresponding relation in the actual intra prediction numbering with the affiliated standard of pattern, type of prediction and prediction yardstick.Before the prediction, deposit in the corresponding register in this numbering conducting frame by external module.
In the described step 2, if current intra prediction mode be H.264 in the direct current (DC) or plane (Plane) type-scheme of any yardstick, the actual prediction pattern is write corresponding registers as the fundamental forecasting pattern, and with its physical size as the fundamental forecasting yardstick, write corresponding registers; If the present frame inner estimation mode is direct current (DC) type-scheme among the AVS, the direct current predictive mode (DCAVS) of AVS is write corresponding registers as the fundamental forecasting pattern, and 4x4 is write corresponding registers as the fundamental forecasting yardstick; If the present frame inner estimation mode is plane (Plane) pattern among the AVS, H.264 8x8 yardstick plane mode is write relevant register as the fundamental forecasting pattern, and 8x8 is write corresponding registers as the fundamental forecasting yardstick; Otherwise, the 4x4 scale prediction pattern of same kind is write relevant register as the fundamental forecasting pattern, and 4x4 is write corresponding registers as the fundamental forecasting yardstick.
In the described step 4, actual reference pixel data comprise lower left, left, upper left side, top and top-right reference pixel data, and the reference pixel data are ready to by external module, read for intra predictor generator.Actual pixels register in the intra predictor generator comprises the left register that can store 16 point data, can deposit the upper left register of 1 point data and can deposit the last register of 16 point data.If the actual prediction yardstick is 16x16, read in left, upper left side, with the reference pixel data of top, deposit actual reference pixel register in; If the actual prediction yardstick is 8x8, read in lower left, left, upper left side, top, top-right reference pixel data, deposit the data of left and lower left in left register, the upper left side data deposit upper left register in, and top and upper right side data deposit register in; Otherwise, read in left, upper left side, top, top-right reference pixel data, deposit left 4 point data the high position of left register in, deposit the upper left side data in upper left register, deposit top and upper right side data in a register high position.
In the described step 7, except that the lower-left directional prediction modes (Down_Left) of 4x4 yardstick, the compute mode of other fundamental forecasting pattern is corresponding with standard.The lower-left directional prediction modes of 4x4 yardstick for the while compatibility H.264 with the AVS standard, carry out following steps:
The first step is carried out filtering to the top data, and the filtering result is deposited in the register;
Second step, judge the affiliated standard of current predictive mode, if H.264, directly export the top filtering data, computing finishes; Otherwise, continued to carry out the 3rd step.
The 3rd step, the left data are carried out filtering, and filtering result and top filtering data are got average, obtain the filtering mean data.
The 4th step, the filtering mean data of output AVS standard correspondence.
In said method of the present invention, mode map by step 2, piece with an actual needs prediction, being split as a plurality of sub-pieces handles respectively, and the reference pixel data by step 6 are selected, make each height piece can use identical arithmetic element to carry out computing, thereby reduced the arithmetic element complexity of the required realization of prediction computing.The mode of the lower-left direction prediction described in the step 7, can realize simultaneously compatible H.264 with the fundamental forecasting pattern of AVS standard, avoided similar logic repeat realize.Said method will be H.264 with the AVS standard in the predictive mode of different scale, the sub-piece that is split as same scale is handled, and utilizes the mode of sharing model or compatibility mode to handle, and has greatly reduced the kind and the complexity of arithmetic element.
The hardware implement device of anticipater within multi-standard frame based on mode map involved in the present invention comprises control unit, data preparatory unit and basic processing unit, wherein:
Described control unit, be responsible for will input actual prediction pattern numbering be decoded as the information of standard under it, type of prediction and prediction yardstick; Mapping obtains fundamental forecasting mode type and fundamental forecasting yardstick by tabling look-up; The current prediction piece index that calculates and the actual prediction mode type that obtains of tabling look-up are passed to the data preparatory unit; The fundamental forecasting mode type is passed to basic processing unit.After finishing above-mentioned work, control unit is controlled other unit and is started working, and waits for that then the basic processing unit processing finishes, and upgrades current prediction piece index according to the fundamental forecasting yardstick, and judges whether to finish forecasting process or continue the prediction computing of next height piece.
Described data preparatory unit, according to current prediction piece index and actual prediction mode type, be ready to reference pixel data that current fundamental forecasting pattern needs after, provide the data useful signal, the reference pixel data are passed to basic processing unit.
Described basic processing unit, wait the pending data preparatory unit to provide the data useful signal after, according to the reference pixel data that fundamental forecasting pattern and data preparatory unit provide, carry out predicted operation and prediction of output result.
In said apparatus of the present invention, control unit is decomposed into one or many fundamental forecasting pattern with an actual intra prediction computing, the data preparatory unit for each fundamental forecasting provides reference data, makes basic processing unit can use identical logic realization for each time arithmetic operation according to current prediction piece index.Thereby can utilize the one or many fundamental forecasting to realize once actual infra-frame prediction.
As from the foregoing, hardware implementation method provided by the invention and device, utilized H.264 and the similitude between intra prediction mode among the AVS, the basic small scale fundamental forecasting pattern that use extracts, repeatedly repeat realizing the various predictive modes under the different scale in the corresponding multiple standards, thereby saved resource effectively.Can support 8x8 brightness and chrominance block among the AVS, H.264 4x4 luminance block, 16x16 luminance block and 8x8 chrominance block in basic class (Baseline Profile) and the main class (Main Profile), and the various intra prediction modes under the 8x8 luminance block form in the H.264 senior class (High Profile).
Especially, people's such as the present invention and Xu Zhanglei paper scheme is compared, can find, for realize H.264 with the AVS standard in intra prediction mode under the various class, people's such as Xu Zhanglei scheme is merged into 31 kinds with 35 kinds of predictive modes, has consumed 10371 LUTS; And in the present invention, predictive mode is reduced 14 kinds, and realizing that identical functions has only consumed 5500 LUTS, shared resource is that the former half summary is many.Therefore as seen, the resource of using this scheme to save is appreciable.
Description of drawings
Fig. 1 is apparatus of the present invention structured flowchart;
Fig. 2 is the reference pixel datagram of embodiment of the invention AVS lower-left direction prediction;
Fig. 3 is the fundamental forecasting reference image sketch map of embodiment of the invention AVS lower-left direction prediction;
Fig. 4 is reference pixel and the operational data figure of embodiment of the invention lower left to fundamental forecasting.
Embodiment
Below in conjunction with accompanying drawing embodiments of the invention are elaborated: present embodiment is to be to implement under the prerequisite in technical solution of the present invention, provided detailed execution mode and concrete operating process, but protection scope of the present invention is not limited to following embodiment.
As shown in Figure 1, the device that present embodiment adopts comprises control unit, data preparatory unit and basic processing unit, wherein:
Control unit obtains actual prediction mode type and fundamental forecasting mode type by the decoding that the actual prediction pattern of input is numbered, table look-up mapping and calculating, and by counting to get current prediction piece index.Actual prediction mode type and current prediction piece index are passed to the data preparatory unit, and after the fundamental forecasting mode type passed to basic processing unit, control unit provided the enable signal of computing, controls other unit and starts working.After basic processing unit finished, control unit upgraded current prediction piece index according to the fundamental forecasting yardstick, and the prediction computing that judges whether to finish forecasting process or continue the next son piece.
The data preparatory unit is according to current prediction piece index and actual prediction mode type, be ready to reference pixel data that current fundamental forecasting pattern needs after, provide the data useful signal, the reference pixel data are passed to basic processing unit.
After pending data preparatory unit such as basic processing unit provide the data useful signal,, carry out predicted operation and prediction of output result according to the reference pixel data that fundamental forecasting pattern and data preparatory unit provide.
Present embodiment based on H.264 with AVS in the lower-left directional prediction modes of 8x8 yardstick carry out intra-prediction process, may further comprise the steps:
Step 1, H.264 or AVS the prediction mode number that input is actual obtains its corresponding standard for, and type of prediction is the lower-left direction prediction, and the prediction yardstick is 8x8.
Step 2 is the lower-left direction prediction according to the actual prediction mode type, obtains corresponding fundamental forecasting pattern and be the lower left to fundamental forecasting, and the fundamental forecasting yardstick is 4x4.
Step 3 is 8x8 according to actual prediction pattern yardstick, and obtaining its 4x4 piece number that comprises is 4.
Step 4 is obtained actual inter-frame predicated reference pixel, and is deposited actual reference pixel register in.As shown in Figure 2, actual reference pixel data comprise lower left, left, upper left side, top and top-right reference pixel data, actual pixels register in the intra predictor generator comprises the left register that can store 16 point data, can deposit the upper left register of 1 point data and can deposit the last register of 16 point data.Because current actual prediction yardstick is 8x8, so deposit the data of left and lower left in left register, the upper left side data deposit upper left register in, and top and upper right side data deposit register in.If current standard for H.264, does not need the lower left data, deposit the left reference data in a left register high position and get final product.
Step 5, making current prediction piece index value is 0.
Step 6 according to current prediction piece index and actual prediction mode type, is selected to handle the required reference pixel data of using of this sub-piece and is deposited in the basic reference pixel register from actual reference pixel register.As shown in Figure 3, for different current prediction piece index situations, dark block of pixels is represented selected sub-piece reference data, and is special, at index value is 3 o'clock, and lower-left and top-right 8 reference datas are obtained 9 sub-piece reference datas through duplicating expansion respectively.
Step 7, fundamental forecasting pattern are predicted basic reference data, obtain the sub-blocks of data of fundamental forecasting scale size, the line output of going forward side by side.Current fundamental forecasting pattern be the lower left to the fundamental forecasting pattern, for the while compatibility H.264 with the AVS standard, carry out following steps:
The first step, the top reference data is carried out filtering:
U0=(L+2*M+N+2)>>2
U1=(M+2*N+O+2)>>2
U2=(N+2*O+P+2)>>2
U3=(O+2*P+Q+2)>>2
U4=(P+2*Q+R+2)>>2
U5=(Q+2*R+S+2)>>2
U6=(R+2*S+T+2)>>2
In second step,, when being the DL8 pattern, jumped to for the 3rd step if current for H.264 decoding; Otherwise be the DLAVS pattern, the left reference data carried out filtering:
L0=(A+2*B+C+2)>>2
L1=(B+2*C+D+2)>>2
L2=(C+2*D+E+2)>>2
L3=(D+2*E+F+2)>>2
L4=(E+2*F+G+2)>>2
L5=(F+2*G+H+2)>>2
L6=(G+2*H+I+2)>>2
The 3rd step, if current be H.264 DL8 pattern, operation result then:
R0=U0
R1=U1
R2=U2
R3=U3
R4=U4
R5=U5
R6=U6
Otherwise, if the DLAVS pattern, operation result:
R0=(U0+L0)>>1
R1=(U1+L1)>>1
R2=(U2+L2)>>1
R3=(U3+L3)>>1
R4=(U4+L4)>>1
R5=(U5+L5)>>1
R6=(U6+L6)>>1
The 4th goes on foot, and exports the prediction data of current 4x4 piece, sends end signal to control unit, and a fundamental forecasting finishes.
Step 8 is 4x4 according to the fundamental forecasting yardstick, upgrades current prediction piece index, and index value is added 1.
Step 9 because the 4x4 piece number that the actual prediction piece is comprised is 8, judges whether current prediction piece index equals 8, or equal all sub-pieces of then representing are finished dealing with the prediction end; Otherwise jumping back to step 6 continues to handle.
In this embodiment, handle to fundamental forecasting the lower left that the lower-left directional prediction modes of 8x8 yardstick is decomposed into 4 4x4 yardsticks.And choose mode by the described fundamental forecasting reference pixel of step 6, the compute mode that makes 4 4x4 yardstick fundamental forecastings handle is in full accord.For H.264 with the AVS standard in the difference of lower-left directional prediction modes, compatibility when present embodiment has been realized two kinds of standards by the operation described in the step 7.Therefore adopt the 4x4 yardstick lower left described in this embodiment to basic processing unit, can realize H.264 8x8 and the lower-left directional prediction modes of 4x4 yardstick and the lower-left directional prediction modes of the 8x8 yardstick in the AVS standard in the standard.

Claims (7)

  1. One kind based on the support of mode map H.264 with the hardware implementation method of the intra predictor generator of AVS standard, it is characterized in that, comprise the steps:
    Step 1 is imported actual prediction mode number, and obtains its corresponding standard, actual prediction mode type and actual prediction pattern yardstick according to this numbering;
    Step 2 according to the actual prediction mode type of step 1, obtains corresponding fundamental forecasting pattern and fundamental forecasting yardstick, deposits corresponding registers in, specifically comprises:
    If the actual intra prediction pattern be H.264 in the direct current or the plane type pattern of any yardstick, the actual prediction pattern is write corresponding registers as the fundamental forecasting pattern, and with its physical size as the fundamental forecasting yardstick, write corresponding registers;
    If the actual intra prediction pattern is the direct current type pattern among the AVS, the direct current predictive mode of AVS is write corresponding registers as the fundamental forecasting pattern, and 4x4 is write corresponding registers as the fundamental forecasting yardstick;
    If the actual intra prediction pattern is the plane mode among the AVS, H.264 8x8 yardstick plane mode is write relevant register as the fundamental forecasting pattern, and 8x8 is write corresponding registers as the fundamental forecasting yardstick;
    Otherwise, will write relevant register as the fundamental forecasting pattern with the 4x4 scale prediction pattern of actual intra prediction pattern same kind, and 4x4 will be write corresponding registers as the fundamental forecasting yardstick;
    Step 3 according to the actual prediction pattern yardstick of step 1, obtains the 4x4 piece number that it comprises, and deposits corresponding registers in;
    Step 4 is obtained actual inter-frame predicated reference pixel, and is deposited actual reference pixel register in;
    Step 5, making current prediction piece index value is 0;
    Step 6 according to current prediction piece index and actual prediction mode type, is selected to handle the required reference pixel data of using of this sub-piece and is deposited in the basic reference pixel register from actual reference pixel register;
    Step 7 uses the fundamental forecasting pattern that the reference pixel data in the basic reference pixel register are predicted, obtains the sub-blocks of data of fundamental forecasting scale size, the line output of going forward side by side;
    Step 8 according to the fundamental forecasting yardstick, is upgraded current prediction piece index;
    Step 9 judges whether current prediction piece index equals the 4x4 piece number that the actual prediction piece is comprised, if equate, represents that all sub-pieces finish dealing with, and prediction finishes; Otherwise jumping back to step 6 continues to handle.
  2. 2. the support based on mode map as claimed in claim 1 H.264 with the hardware implementation method of the intra predictor generator of AVS standard, it is characterized in that, in the described step 4, actual reference pixel data comprise lower left, left, upper left side, top and top-right reference pixel data, the reference pixel data are ready to by external module, read for intra predictor generator.
  3. 3. the support based on mode map as claimed in claim 2 H.264 with the hardware implementation method of the intra predictor generator of AVS standard, it is characterized in that, actual reference pixel register in the described intra predictor generator comprises the left register that can store 16 point data, the upper left register that can deposit 1 point data, with the last register that can deposit 16 point data, if the actual prediction yardstick is 16x16, read in left, upper left side, with the reference pixel data of top, deposit actual reference pixel register in;
    If the actual prediction yardstick is 8x8, read in lower left, left, upper left side, top, top-right reference pixel data, deposit the data of left and lower left in left register, the upper left side data deposit upper left register in, and top and upper right side data deposit register in;
    Otherwise, read in left, upper left side, top, top-right reference pixel data, deposit left 4 point data the high position of left register in, deposit the upper left side data in upper left register, deposit top and upper right side data in a register high position.
  4. 4. the support based on mode map as claimed in claim 1 H.264 with the hardware implementation method of the intra predictor generator of AVS standard, it is characterized in that, in the described step 7, except that the lower-left directional prediction modes of 4x4 yardstick, the compute mode of other fundamental forecasting pattern is corresponding with standard.
  5. 5. the support based on mode map as claimed in claim 4 H.264 with the hardware implementation method of the intra predictor generator of AVS standard, it is characterized in that, the lower-left directional prediction modes of described 4x4 yardstick, for the while compatibility H.264 with the AVS standard, carry out following steps:
    The first step is carried out filtering to the top data, and the filtering result is deposited in the register;
    Second step, judge the affiliated standard of current predictive mode, if H.264, directly export the top filtering data, computing finishes; Otherwise, continued to carry out the 3rd step;
    The 3rd step, the left data are carried out filtering, and filtering result and top filtering data are got average, obtain the filtering mean data;
    The 4th step, the filtering mean data of output AVS standard correspondence.
  6. One kind based on the support of mode map H.264 with the hardware implement device of the intra predictor generator of AVS standard, it is characterized in that, comprise control unit, data preparatory unit and basic processing unit, wherein:
    Described control unit, be responsible for will input actual prediction pattern numbering be decoded as standard under it, type of prediction and the information of predicting yardstick, mapping obtains fundamental forecasting mode type and fundamental forecasting yardstick by tabling look-up, the current prediction piece index that calculates and the actual prediction mode type that obtains of tabling look-up are passed to the data preparatory unit, the fundamental forecasting mode type is passed to basic processing unit, after finishing above-mentioned work, control unit is controlled other unit and is started working, wait for that then the basic processing unit processing finishes, upgrade current prediction piece index according to the fundamental forecasting yardstick, and judge whether to finish forecasting process or continue the prediction computing of next height piece;
    Described data preparatory unit, according to current prediction piece index and actual prediction mode type, be ready to reference pixel data that current fundamental forecasting pattern needs after, provide the data useful signal, the reference pixel data are passed to basic processing unit;
    Described basic processing unit, wait the pending data preparatory unit to provide the data useful signal after, according to the reference pixel data that fundamental forecasting pattern and data preparatory unit provide, carry out predicted operation and prediction of output result.
  7. 7. the support based on mode map as claimed in claim 6 H.264 with the hardware implement device of the intra predictor generator of AVS standard, it is characterized in that, described control unit is decomposed into one or many fundamental forecasting pattern with an actual intra prediction computing, the data preparatory unit provides reference data according to current prediction piece index for each fundamental forecasting, make basic processing unit can both use identical logic realization, thereby utilize the one or many fundamental forecasting to realize once actual infra-frame prediction for each time arithmetic operation.
CN 200810041210 2008-07-31 2008-07-31 Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping Expired - Fee Related CN101330617B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200810041210 CN101330617B (en) 2008-07-31 2008-07-31 Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200810041210 CN101330617B (en) 2008-07-31 2008-07-31 Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping

Publications (2)

Publication Number Publication Date
CN101330617A CN101330617A (en) 2008-12-24
CN101330617B true CN101330617B (en) 2010-11-17

Family

ID=40206172

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200810041210 Expired - Fee Related CN101330617B (en) 2008-07-31 2008-07-31 Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping

Country Status (1)

Country Link
CN (1) CN101330617B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101505428B (en) * 2009-03-24 2012-10-03 威盛电子股份有限公司 Intra-frame prediction method and apparatus thereof
CN101895767B (en) * 2009-05-22 2013-09-18 上海爱信诺航芯电子科技有限公司 Method for storing and updating AVS inter-frame predicated reference pixel
US8923395B2 (en) * 2010-10-01 2014-12-30 Qualcomm Incorporated Video coding using intra-prediction
GB2505345B (en) 2011-04-25 2018-05-09 Lg Electronics Inc Intra-prediction method, and encoder and decoder using same
GB2494468B (en) * 2011-09-12 2014-01-15 Canon Kk Method and device for encoding or decoding information representing prediction modes
JP5869681B2 (en) 2011-10-07 2016-02-24 パンテック カンパニー リミテッド Encoding / decoding method and apparatus for intra prediction mode using candidate intra prediction mode
CN103067699B (en) * 2011-10-20 2018-02-16 中兴通讯股份有限公司 A kind of intra-frame prediction mode encoder, decoder and its method and electronic equipment
CN103888774B (en) * 2012-12-21 2017-03-08 联芯科技有限公司 The analytic method of intra prediction mode and system
CN103227921B (en) * 2013-04-03 2016-08-10 华为技术有限公司 Efficient video coding intra-frame prediction method and device
CN103281536B (en) * 2013-05-22 2016-10-26 福建星网视易信息系统有限公司 A kind of compatible AVS and block-removal filtering method H.264 and device
US20160227222A1 (en) * 2015-02-02 2016-08-04 Mediatek Inc. Multi-Standard Video Decoder with Novel Intra Prediction Decoding
CN111698504B (en) * 2019-03-11 2022-05-20 杭州海康威视数字技术股份有限公司 Encoding method, decoding method and device

Also Published As

Publication number Publication date
CN101330617A (en) 2008-12-24

Similar Documents

Publication Publication Date Title
CN101330617B (en) Hardware implementing method and apparatus for anticipater within multi-standard frame based on mode mapping
CN102547289B (en) Fast motion estimation method realized based on GPU (Graphics Processing Unit) parallel
CN103297767B (en) A kind of jpeg image coding/decoding method and decoder being applicable to multinuclear embedded platform
CN105681807A (en) Method and device for calculating sub pixel motion vector based on H264 protocol
CN101710986A (en) H.264 parallel decoding method and system based on isostructural multicore processor
CN101014129B (en) Video data compression method
CN101790093B (en) Device and method for implementation of AVS video decoding by using SOPC
CN101729893B (en) MPEG multi-format compatible decoding method based on software and hardware coprocessing and device thereof
CN1703094B (en) Image interpolation apparatus and methods that apply quarter pel interpolation to selected half pel interpolation results
CN1589028B (en) Predicting device and method based on pixel flowing frame
CN1652605B (en) Video codecs, data processing systems and methods for the same
CN101146222B (en) Motion estimation core of video system
CN102340668B (en) Reconfigurable technology-based implementation method of MPEG2 (Moving Pictures Experts Group 2) luminance interpolation
CN101909212A (en) Multi-standard macroblock prediction system of reconfigurable multimedia SoC
CN101340588B (en) Motion estimation method, apparatus and multimedia processor
CN102801982B (en) Estimation method applied on video compression and based on quick movement of block integration
CN101841722B (en) Detection method of detection device of filtering boundary strength
CN111327901B (en) Video encoding method, device, storage medium and encoding equipment
CN101330614B (en) Method for implementing motion estimation of fraction pixel precision using digital signal processor
CN105100799A (en) Method for reducing intraframe coding time delay in HEVC encoder
CN101600111A (en) A kind of searching method of realizing secondary coding of self-adaptive interpolation filter
CN101902643B (en) Very large-scale integration (VLSI) structural design method of parallel array-type intraframe prediction decoder
CN101631242A (en) Video weighted prediction system and coding and decoding method thereof
US20130064298A1 (en) Concurrent access shared buffer in a video encoder
Jiang et al. Highly paralleled low-cost embedded HEVC video encoder on TI KeyStone multicore DSP

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20101117

Termination date: 20170731

CF01 Termination of patent right due to non-payment of annual fee