CN101834182B - Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance - Google Patents
Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance Download PDFInfo
- Publication number
- CN101834182B CN101834182B CN 201010130843 CN201010130843A CN101834182B CN 101834182 B CN101834182 B CN 101834182B CN 201010130843 CN201010130843 CN 201010130843 CN 201010130843 A CN201010130843 A CN 201010130843A CN 101834182 B CN101834182 B CN 101834182B
- Authority
- CN
- China
- Prior art keywords
- grid
- resistance
- nmos
- gcnmos
- tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000008878 coupling Effects 0.000 title abstract description 5
- 238000010168 coupling process Methods 0.000 title abstract description 5
- 238000005859 coupling reaction Methods 0.000 title abstract description 5
- 239000004065 semiconductor Substances 0.000 title abstract description 5
- 229910044991 metal oxide Inorganic materials 0.000 title abstract 2
- 150000004706 metal oxides Chemical class 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 claims abstract description 9
- 238000000034 method Methods 0.000 description 5
- 230000003068 static effect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000004308 accommodation Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000001012 protector Effects 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The invention discloses a grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by a dynamic grid resistance, which is used for the ESD (Electro-Static Discharge) protection of a core circuit. The invention adopts the structure that a drain electrode is connected to the input terminal of the core circuit, a source electrode and a substrate are grounded directly, and a grid electrode is connected in parallel with a resistance through a GCNMOS tube of which the resistance is grounded; the drain electrode is connected to the grid electrode of the GCNMOS tube, the source electrode and the substrate are grounded, and the grid electrode is connected to the NMOS tube of a VDD power cord of the core circuit. By adding a small NMOS to the grid, the invention adopts VDD as the control signal of the NMOS, which enhances the robustness of components by opening multi-finger GGNMOS evenly and solves the problem of poor protection when the GCNMOS structure can not be used for input terminals with higher signal frequency. Therefore, the simple and effective ESD protection proposal can be widely used in many fields.
Description
Technical field
The present invention relates to technical field of integrated circuits, relate in particular to a kind of gate coupled NMOS pipe of dynamic gate resistance modulation.
Background technology
Electrostatic Discharge is under the situation of an integrated circuit suspension joint, and a large amount of electric charges pours into the instantaneous process of integrated circuit from outside to inside, the about 100ns consuming time of whole process; And gathered electric charge in inside because friction waits in the integrated circuit, the charge discharging resisting of inside is to the process on ground when certain pin ground connection of integrated circuit.The about about 1.5ns consuming time of this process.In addition, can produce the high pressure of hundreds if not thousands of volts when integrated circuit discharges, this can punch the gate oxide of the input stage in the integrated circuit.Along with the size of the metal-oxide-semiconductor in the integrated circuit is more and more littler, the thickness of gate oxide is also more and more thinner, and under this trend, to be without prejudice be very essential with the protection grid oxic horizon for the electric charge of static discharge to use high performance electrostatic discharge protection circuit to release.
The pattern of static discharge phenomenon mainly contains four kinds: human body discharge mode (HBM), mechanical discharge mode (MM), part charging mode (CDM) and electric field induction pattern (FIM).Concerning general integrated circuit (IC) products, generally to pass through human body discharge mode, the test of mechanical discharge mode and part charging mode.In order to bear so high static discharge voltage, integrated circuit (IC) products must be used the electrostatic discharge protector with high-performance, high tolerance usually.
Resist the purpose that static attacks in order to reach the protection chip; at present existing multiple electrostatic protection device is suggested; such as diode; controllable silicon (silicon controlled rectifier SCR); GGNMOS (Grounded Gate NMOS; the metal-oxide-semiconductor of grounded-grid), wherein the metal-oxide-semiconductor of grounded-grid (GGNMOS) is widely adopted.The protection circuit of this device as shown in Figure 1, I/O end (I/O) is received in the drain electrode 12 of GGNMOS, grid 13, source electrode 14 and substrate 11 all receive ground.For improving the resistance ESD ability of GGNMOS, the general many interdigital structures that adopt as shown in Figure 2.But this how interdigital GGNMOS structure is because middle interdigital volume resistance maximum prior to other interdigital unlatchings, causes each interdigital can not evenly unlatching of GGNMOS.Cause the decline of the antistatic capacity of integrated circuit like this.
Be directed to this, a kind of effective solution is exactly to raise gate voltage by the gate coupled voltage technology that the RC circuit is realized to make the even conducting of device.In order to reduce electric capacity, can remove the capacitor C in the RC circuit, grid parasitic capacitance with NMOS pipe M1 substitutes, on grid, meet a big resistance R g (resistance is generally 10k Ω~50k Ω) to ground, realize the coupling of gate voltage, be also referred to as gate voltage coupling NMOS pipe (GCNMOS) as shown in Figure 3.Because the simple quilt of this method adopts widely.
But this structure is when the signal frequency of protection input is higher; be that the rising edge time phase difference of pulse of rising edge time of signal and ESD is when little; just might when normally importing, trigger input signal the ESD safeguard structure; thereby cause false triggering to influence the operate as normal of chip, make the application of this simple and effective protectiving scheme be subjected to serious restriction.
Summary of the invention
The invention provides a kind of gate coupled NMOS pipe circuit of dynamic gate resistance modulation, solved when frequency input signal is higher, the problem of false triggering can appear in existing gate coupled NMOS pipe.
A kind of gate coupled NMOS pipe of dynamic gate resistance modulation is used for the ESD protection of core circuit, comprising:
One GCNMOS pipe, drain electrode connects the input of core circuit, the direct ground connection of source electrode and substrate, grid is by a grounding through resistance;
One NMOS pipe, in parallel with resistance, drain electrode connects the grid of GCNMOS pipe, source electrode and substrate ground connection, grid connects the VDD power line of core circuit.
Preferably, described resistance sizes is 10~50k Ω.
Compare with existing GCNMOS; the present invention is by adding a little NMOS on grid; with the control signal of VDD as this NMOS; can make how interdigital GGNMOS evenly open; improve the robustness of device, solved the protection problem that the GCNMOS structure can not be used for the input of higher signal frequencies simultaneously.Make that the accommodation of this simple and effective ESD protectiving scheme is effectively expanded.
Description of drawings
Fig. 1 is existing GGNMOS circuit theory schematic diagram;
Fig. 2 is the realization domain of existing how interdigital GGNMOS;
Fig. 3 is the circuit theory diagrams of existing gate coupled NMOS (GCNMOS);
Fig. 4 is the circuit theory diagrams of gate coupled NMOS of the present invention.
Embodiment
As shown in Figure 4, a kind of gate coupled NMOS pipe of dynamic gate resistance modulation is used for the ESD protection of core circuit, comprising:
One GCNMOS manages M1, and drain electrode connects the input of core circuit, source electrode and the direct ground connection of substrate ground connection, and grid is by resistance R g ground connection, and the resistance of resistance R g is generally 10~50k Ω.
One NMOS manages M2, and g is in parallel with resistance R, and drain electrode connects the grid of GCNMOS pipe M1, source electrode and substrate ground connection, and grid connects the VDD power line of core circuit.
The operation principle of foregoing circuit is as follows:
Under normal operation, vdd terminal is a high potential, and this moment, NMOS pipe M2 opened conducting, and the resistance when NMOS pipe M2 opens is very little, and after the bigger resistance R g of resistance value was in parallel, the resistance value Rg (eq) on the GCNMOS pipe M1 grid was about the conduction resistance value of NMOS pipe M1.
When the electrostatic signal of danger was come in from input Input, the input Input of core circuit was to the path that does not have other between the VDD, and VDD is floating dummy status.Because VDD is to the effect of the coupling capacitance on GND ground, VDD can be coupled to ground, thereby NMOS pipe M2 grid is an electronegative potential, NMOS pipe M2 is in off state, its resistance value is very big, is about the M Ω order of magnitude, much larger than the resistance of resistance R g, after resistance R g was in parallel, the resistance value Rg (eq) on the GGNMOS pipe M1 grid approximated the resistance of resistance R g.
Rg under the ESD situation (eq) is bigger, and corresponding RC constant value is bigger, makes the device ESD electric current of fully opening and effectively release, the safety of protection internal circuit.And in normal working conditions, Rg (eq) is less, and corresponding RC time constant value is less, and the input signal of rising edge can not make protective device generation false triggering faster, thereby does not disturb the operate as normal of internal circuit.Make foregoing circuit can be adapted to the esd protection under the frequency input signal condition with higher.
Claims (2)
1. the gate coupled NMOS pipe of a dynamic gate resistance modulation is used for the ESD protection of core circuit, it is characterized in that, comprising:
One GCNMOS manages (M1), and drain electrode connects the input of core circuit, the direct ground connection of source electrode and substrate, and grid is by a resistance (Rg) ground connection;
One NMOS manages (M2), and (Rg) is in parallel with resistance, and drain electrode connects the grid of GCNMOS pipe (M1), source electrode and substrate ground connection, and grid connects the VDD power line of core circuit.
2. gate coupled NMOS pipe according to claim 1, it is characterized in that: described resistance sizes is 10~50k Ω.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010130843 CN101834182B (en) | 2010-03-23 | 2010-03-23 | Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010130843 CN101834182B (en) | 2010-03-23 | 2010-03-23 | Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101834182A CN101834182A (en) | 2010-09-15 |
CN101834182B true CN101834182B (en) | 2011-12-21 |
Family
ID=42718204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201010130843 Expired - Fee Related CN101834182B (en) | 2010-03-23 | 2010-03-23 | Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101834182B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107785362B (en) | 2016-08-29 | 2021-04-13 | 无锡华润上华科技有限公司 | Layout structure for improving electrostatic discharge protection capability |
CN110400799B (en) * | 2019-07-26 | 2020-12-25 | 珠海格力电器股份有限公司 | Electrostatic protection circuit, semiconductor integrated circuit device and electronic equipment |
CN116705843A (en) * | 2023-08-09 | 2023-09-05 | 上海韬润半导体有限公司 | GCNMOS tube and electrostatic discharge protection circuit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3746946A (en) * | 1972-10-02 | 1973-07-17 | Motorola Inc | Insulated gate field-effect transistor input protection circuit |
DE69231494T2 (en) * | 1991-12-27 | 2001-05-10 | Texas Instruments Inc., Dallas | ESD protection device |
CN1316706C (en) * | 2002-11-15 | 2007-05-16 | 华邦电子股份有限公司 | Fast triggering electrostatic protection circuit and method thereof |
US7379281B2 (en) * | 2005-11-28 | 2008-05-27 | Lsi Logic Corporation | Bias for electrostatic discharge protection |
-
2010
- 2010-03-23 CN CN 201010130843 patent/CN101834182B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101834182A (en) | 2010-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101790789B (en) | Electrostatic-discharge protection using a micro-electromechanical-system switch | |
CN102306649A (en) | Bidirectional dual-channel transient voltage suppressor (TVS) | |
CN102544001B (en) | SCR (Silicon Controlled Rectifier) structure for providing ESD ( Electro-Static discharge) protection for I/O (Input/Output) port of integrated circuit under all modes | |
CN101834181B (en) | SCR (Silicon Controlled Rectifier) circuit with auxiliary triggering of NMOS (N-channel Metal Oxide Semiconductor) | |
CN102290417B (en) | Transient voltage suppressor based on DTSCR (Dual Triggered Silicon Controlled Rectifier) | |
CN104269399A (en) | Antistatic protection circuit | |
CN211238251U (en) | Electrostatic protection circuit | |
CN100470803C (en) | ESD protection circuit for enlarging the valid circulation area of the static current | |
CN109742071A (en) | A kind of ESD protective device of SOI power switch | |
CN104348148A (en) | Electrostatic discharge clamping circuit | |
CN101834182B (en) | Grid coupling NMOS (Negative-channel Metal-Oxide Semiconductor) tube modulated by dynamic grid resistance | |
CN104319271A (en) | CDM (Charged-Device-Model) electrostatic protection circuit | |
CN106300311A (en) | A kind of RC power supply clamp based on TVS diode | |
CN103515944A (en) | Power Clamp for ESD protection between power supply and ground by adopting dual-channel technology | |
CN102222669B (en) | Silicon controlled rectifier used for ESD protection | |
CN102270658B (en) | Low-trigger-voltage and low-parasitic-capacitance silicon controlled structure | |
CN204651318U (en) | A kind of new E SD protective circuit | |
CN100444377C (en) | Static discharge protection circuit and method for providing semiconductor circuit | |
CN102938403B (en) | Low-voltage trigger SCR (silicon controlled rectifier) device used for ESD (electron static discharge) protection | |
CN101047180A (en) | Electrostatic discharge protection device of dispersing electrostatic leakage current | |
CN101859767A (en) | High-voltage electrostatic protection device for full silicon metallizing process and corresponding production method thereof | |
CN103545310A (en) | PNPN type ESD protective device and ESD protective circuit | |
CN101834184B (en) | Substrate-triggered GGNMOS (Grounded-Grid N-Metal-Oxide-Semiconductor) tube | |
CN110350025A (en) | A kind of gc-NMOS device based on FDSOI | |
CN102569295B (en) | Bidirectional thyristor device based on capacitor-assisted trigger |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111221 Termination date: 20140323 |