CN101807215A - Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image - Google Patents

Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image Download PDF

Info

Publication number
CN101807215A
CN101807215A CN200810187804A CN200810187804A CN101807215A CN 101807215 A CN101807215 A CN 101807215A CN 200810187804 A CN200810187804 A CN 200810187804A CN 200810187804 A CN200810187804 A CN 200810187804A CN 101807215 A CN101807215 A CN 101807215A
Authority
CN
China
Prior art keywords
chip
hyper
spectral image
module
mixed pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200810187804A
Other languages
Chinese (zh)
Other versions
CN101807215B (en
Inventor
谌德荣
于东俊
宫久路
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Institute of Technology BIT
Original Assignee
Beijing Institute of Technology BIT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Institute of Technology BIT filed Critical Beijing Institute of Technology BIT
Priority to CN2008101878041A priority Critical patent/CN101807215B/en
Publication of CN101807215A publication Critical patent/CN101807215A/en
Application granted granted Critical
Publication of CN101807215B publication Critical patent/CN101807215B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention belongs to the field of the image processing and provides a chip adopting a field programmable gate array (FPGA) to realize real-time decomposition of a mixed pixel of a hyper-spectral image. The chip adopts a superspeed integrated circuit hardware description language (VHDL) to be completed and consists of a data read-in module (1), a matrix autocorrelation computation module (2), a matrix singular value decomposition module (3), a matrix pseudoinverse computation module (4) and a pixel projection decomposition end-member module (5). The invention adopts the design idea of SYSTEM ON CHIP. Various control signals are generated inside the FPGA to make the whole chip have rapid response. The chip can complete real-time processing of the hyper-spectral image data, can be used for semiconductor processing, and has short development period, low design cost and development risk.

Description

A kind ofly design the method that mixed pixel of hyper-spectral image decomposes chip in real time
Technical field
The present invention relates to a kind of mixed pixel of hyper-spectral image and decompose chip and implementation method in real time.
Technical background
Ground return that remote sensor obtained or emission spectrum signal are unit record with the pixel.It is the comprehensive of the pairing terrestrial materials spectral signal of pixel.The pairing face of land of each pixel often comprises different cover types in the image, and they have different spectral response characteristics.Each pixel is then only used these " heterogeneous " compositions of a signal record.If this pixel only comprises one type, then become pure pixel (pure pixel), the spectral response characteristics or the spectral signal of the type just that it writes down; If this pixel comprises more than a kind of soil cover type, then form mixed pixel (mixed pixel).What mixed pixel write down is the comprehensive of corresponding different soils cover type spectral response characteristic.
Be subjected to complicated multifarious influence of the restricted and nature atural object of the spatial resolution of remote sensor, mixed pixel is prevalent in the remote sensing images, the plant spectrum that records as the field mostly is the mixed spectra (comprising shade toward contact) of plant and underlying surface soil thereof, even the exposed face of land (no vegetation or few vegetation covering) also is the mixed spectra of dissimilar soil, mineral etc.
The existence of mixed pixel makes requirement that traditional pixel level remote sensing classification and area measurement precision be difficult to reach use in order to improve the precision of remote sensing application, and the resolution problem that solves mixed pixel becomes very necessary.
The application software that existing technology decomposition mixed pixel of hyper-spectral image generally is based on various operating system designs is finished, and its mainly is fit to handle afterwards, can not finish real-time decomposition mixed pixel of hyper-spectral image.
Summary of the invention
In order to address the above problem, the purpose of this invention is to provide a kind of high spectrum image process chip based on FPGA, the computer technology digital image processing techniques are combined with modern FPGA technology, can realize the high-speed real-time processing of high spectrum image data and can formulate different IP kernel hardware being easy to upgrading according to different needs, to satisfy the needs of following multiple function, to realize better more function, the raising cost performance reduces cost.
The present invention solves the technical scheme that its technical matters takes:
A kind ofly design the method that mixed pixel of hyper-spectral image decomposes chip in real time, it is characterized in that finishing the design that mixed pixel of hyper-spectral image decomposes chip in real time based on SoC, the concrete steps of this design are as follows:
(I) high spectrum mixed pixel decomposition method is determined;
(II) it is definite that mixed pixel of hyper-spectral image decomposes the chip design parameter in real time;
(III) mixed pixel of hyper-spectral image decomposes the chip system design in real time;
(IV) mixed pixel of hyper-spectral image decomposes the chip design software programming in real time;
(V) mixed pixel of hyper-spectral image decomposes chip design emulation in real time;
(VI) mixed pixel of hyper-spectral image decomposes the FPGA realization of chip in real time.
Its feature is that also above-mentioned (I) determined to finish the best approach that mixed pixel decomposes based on SOC (system on a chip) (SoC), (II) provided the various parameters that mixed pixel of hyper-spectral image decomposes chip design in real time, (III), (IV), (V) adopts Very High Speed Integrated Circuit (VHSIC) hardware description language to finish the design of chip, (VI) finished the realization that mixed pixel of hyper-spectral image decomposes chip in real time based on programmable gate array, chip design software is made up of five kinds of modules, they are that (1) data are read in module, (2) matrix auto-correlation computing module, (3) Singular Value Decomposition Using module, (4) matrix pseudoinverse computing module, (5) the end member module is decomposed in the pixel projection, and chip adopts the hierarchical structure method for designing of top-down (Top-Down).
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs is characterized in that having provided mixed pixel of hyper-spectral image and decomposes the chip design parameters optimization in real time.
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs is characterized in that adopting programmable gate array to finish mixed pixel of hyper-spectral image and decomposes chip design in real time.
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs, the control that its feature is read in data realizes by following steps:
1) earlier to data reception block transfer commencing signal;
2) data are gone into module and are taked two RAM to coordinate to receive data, and the data of a RAM are given next module, and another RAM receives data;
3) intact pixel data of every biography, the duty transposing of two RAM, and produce an enabling signal to next module;
4) passed when all data, sent termination signal to chip.
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs is characterized in that the calculating of matrix auto-correlation realizes by following steps:
1) receives and to start after data are read in the signal of module;
2) data are converted to single-precision floating point type data by fixed point;
3) 32 parallel multiplication concurrent workings of calling module, the result deposits in the register;
4) after the calculating of matrix auto-correlation is finished, send enabling signal and transmit data to the Singular Value Decomposition Using module.
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs is characterized in that the precision of system adopts the floating type data type.
Described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs, the design software that it is characterized in that the impact signal process chip adopts modular design, comprises that specifically (1) data read in module, (2) matrix auto-correlation computing module, (3) Singular Value Decomposition Using module, (4) matrix pseudoinverse computing module, (5) pixel projection and decompose the end member module.It is characterized in that:, finish the real-time decomposition of mixed pixel of hyper-spectral image by module combinations.
A kind of mixed pixel of hyper-spectral image decomposes chip in real time, it is characterized in that using arbitrary method acquisition among the claim 1-7, comprising: the module combinations of top-down hierarchical structure.
Owing to adopted above technical scheme, the beneficial effect that the present invention had is:
1. finish the high spectrum image data in real time based on SOC (system on a chip) (SOC) and handle, for the real-time resolving device of mixed pixel of hyper-spectral image that designs low-power consumption, miniaturization provides condition;
2. the employing on-site programmable gate array FPGA is finished mixed pixel of hyper-spectral image and is decomposed chip design in real time, and the construction cycle is short, design cost is low, and the research and development risk is little;
3. adopt single-precision floating point type data computation, the computational accuracy height, error calculated is little;
4. adopt Jacobi reach a standard method computation of characteristic values and proper vector, fast convergence rate is convenient to the parallelization design;
5. adopt line production, parallel processing, can be to high latitude, high data volume high spectrum image is handled in real time, finishes mixed pixel of hyper-spectral image and decomposes in real time.
Description of drawings
Below in conjunction with accompanying drawing and subordinate list the specific embodiment of the present invention is described in further detail.
Fig. 1 VCA algorithm flow chart;
Fig. 2 (a) adopts double precision datum type policy result for system;
Fig. 2 (b) adopts single precision data type policy result for system;
Fig. 3 reads in the modular design frame diagram for data;
Fig. 4 is for calculating auto-correlation module frame figure;
Fig. 5 is for calculating SVD operator frame diagram;
Fig. 6 is for calculating SVD operator frame diagram;
Fig. 7 asks end member module frame figure for calculating projection;
Embodiment
Fig. 1 has provided vertex component analysis algorithm (VCA) and has finished the key step that mixed pixel of hyper-spectral image decomposes:
1) the known observation spectrum matrix R=[r that forms by single pixel vector 1, r 2..., r N], N is a pixel number in the image, at first uses svd (SVD) to observation spectrum matrix dimensionality reduction, transforms to the q n-dimensional subspace n, as follows formula
X = U q T R - - - ( 1 )
Wherein, U qPreceding q the matrix that vector is formed by the left transformation matrix of SVD.
2) X is projected to obtain monomer S on the lineoid q:
[ Y ] : , j = [ X ] : , j / ( [ X ] : , j T u ) - - - ( 2 )
Wherein, u=mean (X), u are the vectors of 1 * d.
3) an initial given direction f:
f＝((I-AA #)w)/(||(I-AA #)w||)????(3)
Wherein, A=[e u| 0| ... | 0], A is p * p matrix, is used for storing the projection of estimating the end member signal, e u=[0 ..., 0,1] TBe vector of unit length; W=randn (0, I p), w is a zero-mean random Gaussian vector, covariance is I pF is orthogonal to by [A] :, 1:iThe vector of the subspace of opening.
4) data projection on the lineoid that (2) formula is obtained arrives on the given direction of (3) formula, obtains following formula:
v＝f TY????(4)
5) the pixel position of the extreme value correspondence of this projection can be tried to achieve by following formula:
k＝argmax j＝1，…，N||[v] ：，j||????(5)
6) result of (5) formula is stored promptly store pixel index [indice] i=k.
7) result with (5) formula asks for next projecting direction.
[A] ：，i＝[Y] ：，k?????(6)
8) bring (6) formula into (3) formula, repeat (4) and (5) formula computing, whenever repeat once, produce the space that row that a vector f is orthogonal to standby matrix A are opened at random, and y is projected on the f, just can obtain pixel position corresponding to extreme value.At last, try to achieve the curve of spectrum of end member with following formula:
M ^ = U d [ X ] : , indice - - - ( 7 )
Be the image size with m * n in the table 1, l is the wave band number, and p is the background spectrum characteristic number of choosing, and d is Jacobi's number of revolutions, and k is the number of comparisons when asking eigenwert.The required calculation times of auto-correlation module in the algorithm is maximum as can be seen from Table 1, is the key component in the total system, need be designed to a module separately; Contrary two the required operation times of part of Singular Value Decomposition Using and compute matrix can be designed to the submodule executed in parallel respectively at the same order of magnitude; The required operation times of other parts is less, can be integrated into projection and ask the end member sequence of modules to carry out, to save resource and to increase work efficiency.
System's operational precision.The curve of spectrum that Fig. 2 has provided with known three materials is an experiment condition according to the synthetic emulated data of linear mixed model, set the result that different accuracy extracts mixed pixel, the black line is represented the curve of spectrum of known three kinds of materials, and red line is represented the curve of spectrum of three kinds of materials decomposing out by algorithm.As can be seen from the figure, single-precision number certificate and double precision datum are to extracting the end member data well, so select to help the precision of the floating type data of hard-wired single precision as system here.
Fig. 3 has provided the frame diagram of data read module, considers that the high-spectral data amount is big, the characteristics of data dispatch complexity, here data read separately as a module, realize first RAM read data when state machine is 1, second RAM write data by two RAM collaborative works of state machine control; When state machine is 0, first RAM write data, second RAM read data.
It is maximum to calculate the needed calculation times of auto-correlation module, is the key link that influences system real time.Here need to introduce parallel processing mechanism, call the computing simultaneously of a plurality of parallel multiplications.
Hyperspectral imager produces 12 fixed-point datas, and transmission speed is 400Mbps, and the data of then transmitting m * n * l need the time T 1 = m × n × l × 12 400 × 10 6 s ; Suppose to have c multiplier, operate under the clock of 200M, calculating auto-correlation needs the time T 2 = m × n × l 2 × 1 200 × 10 6 × 1 c s . Work as T 2≤ T 1, module can requirement of real time, and abbreviation can get c ≥ l 6 , Wherein, l=128 is the wave band number.Consider the complexity and the portability of program design, choose c=32, promptly call 32 multiplier concurrent workings.Fig. 4 has provided the frame diagram that calculates the auto-correlation module, and this module has the special address generator of data read module to come being transported in 32 multipliers of control data.
Fig. 5 has provided Singular Value Decomposition Using module frame figure, and controller module is responsible for detecting enabling signal, management data storer, is received from the correlation matrix data, the controlling sub execution sequence; Three function sub-modules are realized function separately, the mode that the inner main employing of submodule is carried out in proper order; Owing to also be that order is carried out between three submodules,, saved the SRAM resource of FPGA inside so only need a data storer to deposit results of intermediate calculations.
The pseudo-algorithm for inversion of matrix is as follows:
If matrix A ∈ C r m × n , B i∈ C N * n, δ i∈ C (i=0 ..., r), make B 0=O, δ 0=1,
B k+1＝δ kI-A TAB k，k＝0，…，r-1????(8)
δ k+1＝tr(A TAB k+1)/(k+1)，k＝0，…，r-1????(9)
A + = B r A T δ r - - - ( 10 )
A in the formula (10) +It is the pseudoinverse of matrix A
Compute matrix pseudoinverse module adopts parallel computation, and by the conveying of controller control data, compute matrix multiplication and order are parallel carries out, and Fig. 6 has provided the design framework figure of compute matrix pseudoinverse.
The projection algorithm that calculates pixel is fairly simple, and calculated amount is little, adopts the serial row calculation mode can requirement of real time, and the order execution pattern as shown in Figure 7.
Mixed pixel of hyper-spectral image decomposes chip in real time and selects for use the FPGA master slice of the production of Xilinx company, Vertix5 to finish.Mixed pixel of hyper-spectral image decomposes the behavioral scaling emulation of chip in real time and adopts the Active-VHDL software of U.S. Active company exploitation to finish, comprehensive, mapping, the layout of impact signal process chip, connect up and have the post-simulation (Post Simulation) of time delay, adopt the Xilinx Fundation of company FPGA (Field Programmable Gate Array) design software to finish.
The required calculation times of each major part of table 1 algorithm
The algorithm major part Multiplication Add (subtracting) method Relatively Other Amount to
Auto-correlation ??m×n×l 2 ??(m×n-1)×l 2 ??0 ??0 ??2m×n×l 2≈8.5×10 9
Svd ??12×l×d ??6×l×d ??k ??20×d ??18×l×d+k≈9.2×10 7
Pseudo inverse matrix ??m×d×l 2 ??(m×d-1)×l 2 ??0 ??0 ??2m×d×l 2≈3.1×10 9
Calculate projection ??m×n×l ??0 ??m×n×l ??0 ??2m×n×l≈3.4×10 5
 

Claims (8)

1. one kind is designed the method that mixed pixel of hyper-spectral image decomposes chip in real time, it is characterized in that finishing the design that mixed pixel of hyper-spectral image decomposes chip in real time based on SoC, and the concrete steps of this design are as follows:
(I) high spectrum mixed pixel decomposition method is determined;
(II) it is definite that mixed pixel of hyper-spectral image decomposes the chip design parameter in real time;
(III) mixed pixel of hyper-spectral image decomposes the chip system design in real time;
(IV) mixed pixel of hyper-spectral image decomposes the chip design software programming in real time;
(V) mixed pixel of hyper-spectral image decomposes chip design emulation in real time;
(VI) mixed pixel of hyper-spectral image decomposes the FPGA realization of chip in real time.
Its feature is that also above-mentioned (I) determined to finish the best approach that mixed pixel decomposes based on SOC (system on a chip) (SoC), (II) provided the various parameters that mixed pixel of hyper-spectral image decomposes chip design in real time, (III), (IV), (V) adopts Very High Speed Integrated Circuit (VHSIC) hardware description language to finish the design of chip, (VI) finished the realization that mixed pixel of hyper-spectral image decomposes chip in real time based on programmable gate array, chip design software is made up of five kinds of modules, they are that (1) data are read in module, (2) matrix auto-correlation computing module, (3) Singular Value Decomposition Using module, (4) matrix pseudoinverse computing module, (5) the end member module is decomposed in the pixel projection, and chip adopts the hierarchical structure method for designing of top-down (Top-Down).
2. a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to claim 1 is characterized in that having provided mixed pixel of hyper-spectral image and decomposes the chip design parameters optimization in real time.
3. a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to claim 1 is characterized in that adopting programmable gate array to finish mixed pixel of hyper-spectral image and decomposes chip design in real time.
4. a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to claim 1, the control that its feature is read in data realizes by following steps:
1) earlier to data reception block transfer commencing signal;
2) data are gone into module and are taked two RAM to coordinate to receive data, and the data of a RAM are given next module, and another RAM receives data;
3) intact pixel data of every biography, the duty transposing of two RAM, and produce an enabling signal to next module;
4) passed when all data, sent termination signal to chip.
5. require described a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to right 1, it is characterized in that the calculating of matrix auto-correlation realizes by following steps:
1) receives and to start after data are read in the signal of module;
2) data are converted to single-precision floating point type data by fixed point;
3) 32 parallel multiplication concurrent workings of calling module, the result deposits in the register;
4) after the calculating of matrix auto-correlation is finished, send enabling signal and transmit data to the Singular Value Decomposition Using module.
6. a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to claim 1 is characterized in that the precision of system adopts the floating type data type.
7. a kind of method that mixed pixel of hyper-spectral image decomposes chip in real time that designs according to claim 1, the design software that it is characterized in that the impact signal process chip adopts modular design, comprises that specifically (1) data read in module, (2) matrix auto-correlation computing module, (3) Singular Value Decomposition Using module, (4) matrix pseudoinverse computing module, (5) pixel projection and decompose the end member module.It is characterized in that:, finish the real-time decomposition of mixed pixel of hyper-spectral image by module combinations.
8. a mixed pixel of hyper-spectral image decomposes chip in real time, it is characterized in that using arbitrary method acquisition among the claim 1-7, comprising: the module combinations of top-down hierarchical structure.
CN2008101878041A 2008-12-23 2008-12-23 Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image Expired - Fee Related CN101807215B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2008101878041A CN101807215B (en) 2008-12-23 2008-12-23 Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2008101878041A CN101807215B (en) 2008-12-23 2008-12-23 Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image

Publications (2)

Publication Number Publication Date
CN101807215A true CN101807215A (en) 2010-08-18
CN101807215B CN101807215B (en) 2011-11-30

Family

ID=42609007

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101878041A Expired - Fee Related CN101807215B (en) 2008-12-23 2008-12-23 Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image

Country Status (1)

Country Link
CN (1) CN101807215B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102081690A (en) * 2010-12-30 2011-06-01 南京理工大学 MDA (Matrix Decomposition Algorithm)-combined novel SVD (Singular Value Decomposition) method for complex circuit
CN106778536A (en) * 2016-11-28 2017-05-31 北京化工大学 A kind of real-time EO-1 hyperion microimage cells sorting technique based on FPGA
CN114201731A (en) * 2022-02-18 2022-03-18 长沙金维信息技术有限公司 Matrix inversion method for navigation chip
US11604757B2 (en) 2019-07-17 2023-03-14 International Business Machines Corporation Processing data in memory using an FPGA

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101030299B (en) * 2007-03-29 2010-05-19 复旦大学 Method for decomposing remote-sensing-mixed image element based on data space orthogonality
CN101221662B (en) * 2008-01-31 2011-07-20 复旦大学 Remote sensing image mixed image element decomposition method based on self-organizing mapping neural network

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102081690A (en) * 2010-12-30 2011-06-01 南京理工大学 MDA (Matrix Decomposition Algorithm)-combined novel SVD (Singular Value Decomposition) method for complex circuit
CN102081690B (en) * 2010-12-30 2014-07-02 南京理工大学 MDA (Matrix Decomposition Algorithm)-combined novel SVD (Singular Value Decomposition) method for complex circuit
CN106778536A (en) * 2016-11-28 2017-05-31 北京化工大学 A kind of real-time EO-1 hyperion microimage cells sorting technique based on FPGA
CN106778536B (en) * 2016-11-28 2020-11-20 北京化工大学 Real-time hyperspectral microimage cell classification method based on FPGA
US11604757B2 (en) 2019-07-17 2023-03-14 International Business Machines Corporation Processing data in memory using an FPGA
CN114201731A (en) * 2022-02-18 2022-03-18 长沙金维信息技术有限公司 Matrix inversion method for navigation chip
CN114201731B (en) * 2022-02-18 2022-05-13 长沙金维信息技术有限公司 Matrix inversion method for navigation chip

Also Published As

Publication number Publication date
CN101807215B (en) 2011-11-30

Similar Documents

Publication Publication Date Title
Menafoglio et al. A Universal Kriging predictor for spatially dependent functional data of a Hilbert Space
CN107817465A (en) The DOA estimation method based on mesh free compressed sensing under super-Gaussian noise background
CN110348288B (en) Gesture recognition method based on 77GHz millimeter wave radar signal
CN101763445A (en) High-spectrum image dimensionality reduction chip
Magnussen et al. Model-based mean square error estimators for k-nearest neighbour predictions and applications using remotely sensed data for forest inventories
CN103257341B (en) Fast autofocus algorithm implementation method based on FPGA
CN101807215B (en) Method for designing chip for real-time decomposition of mixed pixel of hyper-spectral image
US10247853B2 (en) Adaptive ecosystem climatology
CN103310228A (en) High-speed parallel implementation method and device for template matching based on normalized correlation coefficient
CN104950297A (en) Array element error estimation method based on matrix 1-norm fitting
CN101853506A (en) High optical spectrum image end member extraction method based on optimized search strategy
CN103079269A (en) LDE (Linear Discriminant Analysis) algorithm-based WiFi (Wireless Fidelity) indoor locating method
CN102209962A (en) Method and device for computing matrices for discrete fourier transform (dft) coefficients
CN106940689A (en) High-precision Eigenvalue Decomposition implementation method based on Jacobi iterative algorithms
CN103714531A (en) FPGA-based phase correlation method image registration system and method
CN105137454A (en) Anti-interference algorithm FPGA realization method based on covariance matrix characteristic decomposition and realization device thereof
CN103728616A (en) Field programmable gate array (FPGA) based inverse synthetic aperture radar (ISAP) imaging parallel envelope alignment method
CN103837878A (en) Method for acquiring GNSS satellite signal
CN105608057A (en) FPGA realization module and FPGA realization method for signal subspace decomposition by time-sharing multiplexing of hardware resources
Yang et al. Design of airborne target tracking accelerator based on KCF
CN103177447B (en) A kind of hyperspectral image abnormal detection system based on FPGA
CN113203997B (en) FPGA-based radar super-resolution direction finding method, system and application
CN114488064A (en) Distance-speed joint estimation method
CN103810715A (en) Sparse unmixing method based on neighborhood spectrum weighting for hyperspectral images
CN103293519B (en) Method and system for error correction of channels I/Q based on pipeline working mode

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111130

Termination date: 20121223