CN101741667A - Logical adaptation method, system and logical adaptation interface - Google Patents
Logical adaptation method, system and logical adaptation interface Download PDFInfo
- Publication number
- CN101741667A CN101741667A CN200810180878A CN200810180878A CN101741667A CN 101741667 A CN101741667 A CN 101741667A CN 200810180878 A CN200810180878 A CN 200810180878A CN 200810180878 A CN200810180878 A CN 200810180878A CN 101741667 A CN101741667 A CN 101741667A
- Authority
- CN
- China
- Prior art keywords
- logic
- interface
- data signal
- logical
- adaptation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006978 adaptation Effects 0.000 title claims abstract description 67
- 238000000034 method Methods 0.000 title claims abstract description 29
- 230000002093 peripheral effect Effects 0.000 claims abstract description 6
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 230000003139 buffering effect Effects 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 description 4
- 230000003993 interaction Effects 0.000 description 3
- 239000000872 buffer Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000003044 adaptive effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Images
Landscapes
- Bus Control (AREA)
Abstract
The embodiment of the invention discloses a logical adaptation method, a system and a logical adaptation interface. The method is applied to a programmable logic device, and comprises the steps of: receiving a data signal transmitted by an peripheral component interconnect bus interface; and converting the received data signal into a preset logic interface data signal according to the logic model matched with the peripheral component interconnect bus interface, wherein the logic interface data signal is matched with the logic application of an access device. By adopting the method provided by the embodiment of the invention, the data signal sent by the access device can be matched with the logic application of the access device.
Description
Technical Field
The present invention relates to the field of communications, and in particular, to a method, a system, and a logical adaptation interface for logical adaptation.
Background
At present, in the Field of FPGA (Field Programmable Gate Array) application, almost all manufacturers have introduced PLD (Programmable Logic Device) devices supporting PCI-E (Peripheral Component interconnect express), which uses a point-to-point serial connection mode to allow an independent data transmission channel to be established with each Device. PCI-E interfaces differ according to the requirements of bus interfaces on bit width, and are divided into PCI-E1X, 2X, 4X, 8X, 16X and even 32X. Meanwhile, in order to facilitate the use of the PCI-E interface by users, each manufacturer also provides an IP (Internet Protocol) core (core) of each PCI-E. However, the interface and logic sequence of the IP core facing the client of each vendor are different, so the client application must be developed separately for different vendors, i.e. if the device is to be replaced, the application must be rewritten.
In the process of implementing the invention, the inventor finds that the prior art has at least the following problems:
in the prior art, the PCI-E core interfaces of all devices are not identical, so that application logic programs must be developed for all the devices respectively, thereby prolonging the development period.
Disclosure of Invention
The embodiment of the invention provides a logic adaptation method, a logic adaptation system and a logic adaptation interface, which can enable data signals sent by devices of different PCI-E IP cores to be matched with user side application.
In one aspect, an embodiment of the present invention provides a method for logic adaptation, including:
receiving a data signal transmitted by an external equipment interconnection bus interface;
converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface; wherein the logical interface data signal matches the accessed device logical application.
In another aspect, an embodiment of the present invention provides a logic adapter interface, including:
the receiving module is used for receiving a data signal transmitted by an external equipment interconnection bus interface;
and the conversion module is used for converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface, wherein the logic interface data signal is matched with the logic application of the accessed equipment.
The embodiment of the invention provides a logic adaptation system, which comprises: the system comprises access equipment, a logic adaptation interface and accessed equipment; wherein,
the access device is provided with an external device interconnection bus interface and is used for sending data signals to the accessed device through the logic adapting interface connected with the external device interconnection bus interface;
the logic adaptation interface is used for receiving data signals transmitted by the external equipment interconnection bus interface; converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface; the logic interface data signal is matched with the logic application of the accessed equipment;
and the accessed device is used for acquiring the logic interface data signal after receiving the notification sent by the logic adaptation interface.
By the method provided by the embodiment of the invention, the logic adaptation interface receives the data signal transmitted by the interconnection bus interface of the external equipment, and then converts the data signal into the preset logic interface data signal according to the matched logic mode. Therefore, data signals sent by devices of different PCI-E IP cores can be matched with the user side application.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
FIG. 1 is a flow chart of a method of logical adaptation in an embodiment of the present invention;
FIG. 2 is a flow chart of a method of logical adaptation in another embodiment of the present invention;
FIG. 3 is a schematic diagram of a logical adaptation interface in an embodiment of the present invention;
fig. 4 is a schematic diagram of a system for logical adaptation in an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The embodiment of the invention provides a logic adaptation method, a logic adaptation system and a logic adaptation interface, which can match a data signal sent by access equipment with logic application of accessed equipment.
The method, system and logical adaptation interface for logical adaptation provided by the embodiments of the present invention are described in detail below with reference to the accompanying drawings and specific embodiments.
The embodiment of the present invention provides a method for logical adaptation, which enables an access device having an interconnection bus interface of an external device to be connected with a logical adaptation interface according to the interconnection bus interface of the external device, so as to perform information interaction with an accessed device having a connection relationship with the logical adaptation interface, as shown in fig. 1, including:
step S101, the logic adaptation interface receives a data signal transmitted by the external device interconnection bus interface.
And S102, converting the received data signals into preset logic interface data signals according to the logic mode matched with the external equipment interconnection bus interface.
In particular, PCI-E has an IP core, which is a logic block or data block in a production application specific integrated circuit or an editable logic device, through which the logic of the transmitted data signal is determined. Before the access device establishes a connection relation with the accessed device through the logic adaptation interface, in order to enable the data signal sent by the access device to meet the logic application of the accessed device, the logic adaptation interface configures the logic mode used when processing the data signal into a matched logic mode according to the type of a PCI-E IP core of the access device, and then converts the received data signal to enable the received data signal to meet the logic application of the accessed device. And when the conversion is carried out, converting the received data signals into preset logic interface data signals according to the corresponding relation between the received data signals in the configured logic mode and the preset logic interface data signals. The preset logic interface data signal is matched with the logic application of the accessed device, and the requirements of the logic application of the accessed device on interface timing sequence and the like can be met.
In addition, in other embodiments, the method may further include: after the received data signal is converted into the logic interface data signal, the logic interface data signal can be cached, and when the ending signal transmitted by the access device through the external device interconnection bus interface is received, the accessed device is informed to acquire data, so that the transmission integrity of the logic interface data signal can be better ensured. Of course, the data signal before the conversion of the logic interface data signal may also be buffered.
By the method provided by the embodiment of the invention, the matched logic mode for processing the data signal is provided according to the type of the PCI-E IP core of the access equipment, and the data signal is converted into the signal meeting the logic requirement of the accessed equipment. Therefore, the logic of the access equipment for sending signals is converted into the logic matched with the logic application of the accessed equipment, so that the logic application is prevented from being changed again, and the development period is shortened.
Based on the above description of the embodiment, the following describes in detail a logic adaptation method by another specific embodiment, and a specific process is shown in fig. 2, and includes:
step S201, configuring the logic mode of the logic adaptation interface according to the type of the PCI-E IP core of the access device. Specifically, when the access device is to establish connection with the accessed device and perform data interaction, if the data signal logic of the access device is not matched with the logic application of the accessed device, the data signal logic of the access device can meet the requirement of the logic application of the accessed device through the logic adaptation interface. The logic adaptation interface has a plurality of logic modes for performing logic conversion of data signals to meet different access devices.
The adaptive logical interface has the following functions: the data signal received by the access device always meets the requirement of the logic application, so that when the logic application of the access device is developed, the access device to which the data signal is connected does not need to be known in advance.
When configuring the logic mode of the logic adaptation interface, the configuration can be realized through a configuration register in the PCI-E adaptation logic, and the configuration register can be a register with 3BIT BIT width and can provide 8 configuration modes. Such as: when the PCI-E IP core of the A device is used, the configuration register can be set to be 000, so that the PCI-E adaptation logic can be configured to be in an A mode; when the PCI-E IP core of the B device is used, the configuration register may be set to 001 so that the PCI-E adaptation logic may be configured in B mode.
Step S202, the logic adaptation interface receives the data signal transmitted by the access device through the external device interconnection bus interface, and buffers the data signal.
Step S203, converting the received data signal into a preset logic interface data signal according to the configured logic mode. Specifically, after the matched logic mode is configured, the corresponding relationship between the data signal and the logic interface data signal can be determined according to a preset corresponding list, and the data signal can be converted into the logic interface data signal. The form of the logic interface data signal can be as shown in the following table:
| bits bit wide | Name | Type | Description of the specification |
| 1 | TX_READY | OUTPUT | The adaptation interface is ready and the upper logic can send data to the PCI-E interface. |
| 1 | TX_VALID | INPUT | Sending data valid flag |
| Bits bit wide | Name | Type | Description of the specification |
| 1 | TX_SOP | INPUT | Transmission data start flag |
| 1 | TX_EOP | INPUT | End of transmission data flag |
| 64 | TX_DATA | INPUT | Data sent by upper layer logic to pcie interface |
| 1 | TX_ERR | INPUT | Data error flag |
| 1 | RX_READY | INPUT | Receive data ready |
| 1 | RX_VALID | OUTPUT | Received data valid flag |
| 1 | RX_SOP | OUTPUT | Receiving data start flag |
| 1 | RX_EOP | OUTPUT | End of received data flag |
| 64 | RX_DATA | OUTPUT | Receiving data |
| 1 | RX_ERR | OUTPUT | Receiving data error flag |
After the data signal is converted, the converted logic interface data signal may be buffered.
Step S204, after receiving the end signal transmitted by the access device through the external device interconnection bus interface, notifying the accessed device to acquire data.
When the end signal is received, namely the accessed device is informed to acquire data after one frame of data is ended, so that the situation that one frame of data is completely read out at one time can be ensured, data interruption is avoided, and the validity of the data is effectively ensured.
In order to implement the method provided in the embodiment of the present invention, an embodiment of the present invention further provides a logic adaptation interface, as shown in fig. 3, including:
a receiving module 310, configured to receive a data signal transmitted by an external device interconnection bus interface;
the converting module 320 is configured to convert the received data signal into a preset logic interface data signal according to a logic mode matched with the peripheral device interconnect bus interface.
When the access device wants to establish connection with the accessed device and perform data interaction, the situation that the logic of the data signal of the access device is not matched with the logic application of the accessed device may occur, and at this time, the logic adapting interface provided by the embodiment of the present invention may be adopted, so that the data signal received by the accessed device always meets the requirement of the logic application. In a specific implementation, the receiving module 310 receives a data signal sent by the access device, and then the converting module 320 performs conversion processing on the data signal. The logic adaptation interface has a plurality of logic modes, and when the logic mode of the logic adaptation interface is configured, the logic mode can be realized through a configuration register inside the PCI-E adaptation logic, for example, when the PCI-E IP core of an A device is used, the configuration register can be configured to be 000, so that the PCI-E adaptation logic can be configured to be the A mode; when the PCI-E IP core of the B device is used, the configuration register may be set to 001 so that the PCI-E adaptation logic may be configured in B mode. After the matched logic mode is configured, the corresponding relation between the data signal and the logic interface data signal can be determined according to a preset corresponding list, and the data signal can be converted into the logic interface data signal.
The logic interface data signal converted by the conversion module 320 matches with the accessed device logic application.
The logical adaptation interface further comprises:
the storage module 340 is configured to buffer the logic interface data signal.
The notifying module 330 is configured to notify the accessed device to acquire the logic interface data signal when receiving the end signal transmitted by the external device interconnection bus interface.
After the data signal is converted into the logic interface data signal, the logic interface data signal may be buffered, and when an end signal transmitted by the access device through the peripheral device interconnection bus interface is received, the notification module 330 notifies the accessed device to acquire the logic interface data signal, that is, the accessed device is notified to acquire data after one frame of data is ended, so that it can be ensured that all of one frame of data is read out at a time, data interruption is avoided, and validity of data is effectively ensured.
By the device provided by the embodiment of the invention, the conversion module in the logic adaptation interface converts the data signal into the preset logic interface data signal according to the matched logic mode; and when receiving the end signal, the notification module notifies the accessed device to acquire the data. The data signals transmitted by the access device can thus be matched to the logical application of the accessed device.
An embodiment of the present invention further provides a logic adaptation system, as shown in fig. 4, including: access device 410, logical adaptation interface 420, and accessed device 430;
an access device 410 having an external device interconnect bus interface for transmitting data signals to the accessed device 430 through the logical adaptation interface connected to the external device interconnect bus interface;
a logic adaptation interface 420 for receiving data signals transmitted by the external device interconnection bus interface; converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface; the logical interface data signal matches the accessed device 430 logical application;
the logical adaptation interface 420 is further configured to notify the accessed device 430 to acquire the logical interface data signal when receiving the end signal sent by the access device 410.
The access device 430 is configured to obtain a logical interface data signal after receiving the notification sent by the logical adaptation interface 420.
When the logical adaptation interface 420 is connected to different access devices, the logic of the logical interface data acquired by the access device 430 is the same.
By the method, the system and the logic adaptation interface provided by the embodiment of the invention, the data signal sent by the access equipment is received, then the data signal is converted into the preset logic interface data signal according to the matched logic mode, and the accessed equipment is informed to acquire data when the ending signal is received. The data signals transmitted by the access device can thus be matched to the logical application of the accessed device.
Through the above description of the embodiments, those skilled in the art will clearly understand that the present invention may be implemented by hardware, or by software plus a necessary general hardware platform. Based on such understanding, the technical solution of the present invention can be embodied in the form of a software product, which can be stored in a non-volatile storage medium (which can be a CD-ROM, a usb disk, a removable hard disk, etc.), and includes several instructions for enabling a computer device (which can be a personal computer, a server, or a network device, etc.) to execute the method according to the embodiments of the present invention.
The above disclosure is only for a few specific embodiments of the present invention, but the present invention is not limited thereto, and any variations that can be made by those skilled in the art are intended to fall within the scope of the present invention.
Claims (12)
1. A method of logical adaptation, comprising:
receiving a data signal transmitted by an external equipment interconnection bus interface;
converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface; wherein the logic interface data signal matches the accessed device logic application.
2. The method of claim 1, wherein after converting the received data signal into a preset logical interface data signal, further comprising:
when receiving the end signal transmitted by the external device interconnection bus interface, informing the accessed device to acquire the logic interface data signal.
3. The method of claim 1, wherein the step of matching the logical pattern with the external device interconnect bus interface comprises:
and configuring a logic mode used in the data signal processing into a logic mode matched with the external equipment interconnection bus interface according to the type of the IP core corresponding to the external equipment interconnection bus interface.
4. The method of claim 1, wherein said step of converting said received data signal into a preset logic interface data signal comprises:
and converting the received data signal into a preset logic interface data signal according to the corresponding relation between the data signal in the configured logic mode and the data signal in a preset logic interface.
5. The method of claim 1, wherein the logical interface data signal matches the accessed device logical application, comprising:
the preset logic interface data signal conforms to the logic sequence requirement of the accessed device logic application.
6. The method of any one of claims 1 to 5, wherein the logic of the data signals acquired by the accessed device is the same when receiving data signals transmitted by different peripheral device interconnect bus interfaces.
7. The method of claim 1, wherein after converting the received data signal into a preset logical interface data signal, further comprising:
and buffering the logic interface data signal.
8. A logical adaptation interface, comprising:
the receiving module is used for receiving a data signal transmitted by an external equipment interconnection bus interface;
and the conversion module is used for converting the received data signals into preset logic interface data signals according to a logic mode matched with the external equipment interconnection bus interface, wherein the logic interface data signals converted by the conversion module are matched with logic application of accessed equipment.
9. The logical adaptation interface of claim 8, further comprising:
and the notification module is used for notifying the accessed equipment to acquire the logic interface data signal when the external equipment interconnection bus interface transmits a receiving ending signal.
10. The logical adaptation interface of claim 8, further comprising:
and the storage module is used for caching the logic interface data signal.
11. A logical adaptation system, comprising: the system comprises access equipment, a logic adaptation interface and accessed equipment; wherein,
the access device is provided with an external device interconnection bus interface and is used for sending data signals to the accessed device through the logic adapting interface connected with the external device interconnection bus interface;
the logic adaptation interface is used for receiving data signals transmitted by the external equipment interconnection bus interface; converting the received data signal into a preset logic interface data signal according to a logic mode matched with the external equipment interconnection bus interface; the logic interface data signal is matched with the logic application of the accessed equipment;
and the accessed device is used for acquiring the logic interface data signal after receiving the notification sent by the logic adaptation interface.
12. The system of claim 11, wherein the logic of the logical interface data signal obtained by the access device is the same when the logical adaptation interface is connected to different access devices.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810180878A CN101741667A (en) | 2008-11-26 | 2008-11-26 | Logical adaptation method, system and logical adaptation interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810180878A CN101741667A (en) | 2008-11-26 | 2008-11-26 | Logical adaptation method, system and logical adaptation interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101741667A true CN101741667A (en) | 2010-06-16 |
Family
ID=42464595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810180878A Pending CN101741667A (en) | 2008-11-26 | 2008-11-26 | Logical adaptation method, system and logical adaptation interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101741667A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108228504A (en) * | 2016-12-21 | 2018-06-29 | 华为技术有限公司 | The interconnection method and PCIE device of a kind of PCIE device |
| CN108279885A (en) * | 2017-01-03 | 2018-07-13 | 中国航发商用航空发动机有限责任公司 | A kind of method and device that multiple model codes are carried out with Integrated Simulation |
| CN109521717A (en) * | 2018-12-23 | 2019-03-26 | 上海上实龙创智慧能源科技股份有限公司 | A kind of edge calculations logic controller with protocol translation |
| CN111781886A (en) * | 2020-05-28 | 2020-10-16 | 珠海格力智能装备有限公司 | Signal transmission method, device, storage medium and processor |
-
2008
- 2008-11-26 CN CN200810180878A patent/CN101741667A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108228504A (en) * | 2016-12-21 | 2018-06-29 | 华为技术有限公司 | The interconnection method and PCIE device of a kind of PCIE device |
| CN108228504B (en) * | 2016-12-21 | 2020-03-10 | 华为技术有限公司 | PCIE (peripheral component interface express) equipment and docking method thereof |
| CN108279885A (en) * | 2017-01-03 | 2018-07-13 | 中国航发商用航空发动机有限责任公司 | A kind of method and device that multiple model codes are carried out with Integrated Simulation |
| CN108279885B (en) * | 2017-01-03 | 2021-04-09 | 中国航发商用航空发动机有限责任公司 | Method and device for integrating software of multiple model codes |
| CN109521717A (en) * | 2018-12-23 | 2019-03-26 | 上海上实龙创智慧能源科技股份有限公司 | A kind of edge calculations logic controller with protocol translation |
| CN111781886A (en) * | 2020-05-28 | 2020-10-16 | 珠海格力智能装备有限公司 | Signal transmission method, device, storage medium and processor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3368992B1 (en) | Enhanced communications over a universal serial bus (usb) type-c cable | |
| CA2880979C (en) | Usb 3.0 link layer timer adjustment to extend distance | |
| US11467909B1 (en) | Peripheral component interconnect express interface device and operating method thereof | |
| JP2019507926A (en) | Bus bridge for converting requests between module bus and AXI bus | |
| CN108255776B (en) | I3C master device compatible with APB bus, master-slave system and communication method | |
| CN114048164B (en) | Chip interconnection method, system, device and readable storage medium | |
| CN112084736B (en) | USB3.0 physical layer transceiver based on FPGA | |
| WO2015158156A1 (en) | Device for extending universal serial bus transmission distance | |
| CN101741667A (en) | Logical adaptation method, system and logical adaptation interface | |
| CN112328523B (en) | Method, device and system for transmitting double-rate signal | |
| WO2016000376A1 (en) | Signal processing method and signal processing apparatus based on pci-e interfaces | |
| US10176133B2 (en) | Smart device with no AP | |
| CN116954192A (en) | Function test method, system and device of bus controller and readable storage medium | |
| JP6124167B2 (en) | Data terminal, data transmission system, and hot swap control method | |
| US10521385B2 (en) | Inter-device digital audio | |
| US11960367B2 (en) | Peripheral component interconnect express device and operating method thereof | |
| CN115114201A (en) | FSI controller and BMC chip comprising same | |
| CN210666764U (en) | Communication equipment and communication device based on I3C bus | |
| CN110168511A (en) | A kind of electronic equipment and the method and device for reducing power consumption | |
| US20230111515A1 (en) | Techniques for configuring endpoints within a usb extension environment | |
| CN115103291B (en) | FIFO cache control method, device and system | |
| CN110989966A (en) | Audio data processing method and device and electronic device | |
| CN113792004A (en) | High-speed interface line speed changing method and system based on RocktIO | |
| CN115695176A (en) | Method for configuring physical interface chip and related device | |
| CN116756062A (en) | ID number reassignment method, computer equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20100616 |