CN101739541B - Decoder suitable for PIE coding - Google Patents
Decoder suitable for PIE coding Download PDFInfo
- Publication number
- CN101739541B CN101739541B CN2008102262893A CN200810226289A CN101739541B CN 101739541 B CN101739541 B CN 101739541B CN 2008102262893 A CN2008102262893 A CN 2008102262893A CN 200810226289 A CN200810226289 A CN 200810226289A CN 101739541 B CN101739541 B CN 101739541B
- Authority
- CN
- China
- Prior art keywords
- cnt
- counter
- output
- ctrl
- odd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a decoder suitable for PIE coding, which relates to the technical field of radio-frequency identification (RFID). The decoder comprises a Cnt_RTcal counter, a Cnt_even counter, a Cnt_odd counter, a Cnt_ctrl counter, a Mux multiway selector, a comparator and three D triggers. The Cnt_RTcal counter counts the time length of the forward link calibration code RTcal, and the Cnt_ctrl counter counts the number of the falling edges in the PIE coded data frame received by the tag. The counting output Cnt_ctrl of the Cnt_ctrl counter controls the Cnt_odd counter and the Cnt_even counter to respectively and alternately count the signal width between every two adjacent falling edges of the PIE code signal. The invention can overcome the effect of jittering and frequency shifting along with temperature, voltage and the like of a receiving clock, thereby ensuring the stable synchronous reception of the PIE coding and reducing the power consumption of the PIE coding processing circuit. The invention has the characteristics of small size, economy and convenience.
Description
Technical field
The present invention relates to radio-frequency (RF) identification (RFID) technical field, particularly be applicable to the demoder of PIE coding.
Background technology
(Radio Frequency Identification is a kind of non-contact automatic identification technology RFID) to REID, utilizes radiofrequency signal and space coupled transfer characteristic, realizes being identified Automatic identification of targets.Rfid system is made up of card reader, radio-frequency (RF) tag and data management system usually.
In low speed Near Field Communication systems such as applying in radio frequency identification, various wireless sensers, the baseband signal coding uses Manchester's cde, FMO coding or PIE coding etc. usually.Manchester's cde is used in forward link communication in radio-frequency (RF) identification agreement ISO18000-6 (B) from the card reader to the label.And the PIE coding is used in the forward link communication from the card reader to the label in ISO18000-6 (C) agreement.
The PIE coding helps improving recognition efficiency.The PIE coding comes presentation logic data ' 0 ', logical data ' 1 ' and forward link and back other communications parameter to link by different pulse widths, as the bit rate calibrating signal, and decoding calibrating signal etc.For passive radio-frequency identification labeled, because the very big dutycycle of PIE coding makes that the ratio of modulating time reduces in the bit, like this, help label and recover on-chip power supply, thereby improve the recognition efficiency of radio-frequency (RF) tag.
In the prior art, coding/decoding method for the PIE coding is that first PW (low level of PIE code symbols) to the PIE code symbols counts, use the another one counter that the high level of PIE code symbols is counted then, again these two counter institute count values are added up at last, decode according to this numerical values recited.This coding/decoding method need use totalizer, because the area of totalizer is generally not little, so, make chip area in this way all bigger.
For the method for synchronous of PIE coding, simple method is to use a high frequency clock to receive synchronously.On the one hand, this method requirement synchronous clock is that over-sampling (being that the clock frequency need be 2 times of PIE coding bit rate at least) just can guarantee successfully to receive the PIE coded signal.On the other hand, owing to used high frequency clock, increased the power consumption of subsequent process circuit, this is unfavorable for improving passive radio-frequency identification labeled decipherment distance and recognition efficiency.And, if the frequency of synchronous clock that receives the PIE coding is during near Nyquist sampling frequency (2 times to the frequency of institute's sampled signal), the net synchronization capability of this method can be subjected to the influence with drifts such as temperature, voltages of the shake of receive clock and frequency, may produce the problem of synchronization loss.
Summary of the invention
In order to solve above-mentioned problems of the prior art, the purpose of this invention is to provide a kind of demoder of the PIE of being applicable to coding.It can overcome the shake of receive clock and the influence that frequency is drifted about with temperature, voltage etc., guarantees the stable reception synchronously of PIE coding, reduces the power consumption of PIE encoding process circuit, has little, economic, the easy characteristics of volume.
In order to realize the foregoing invention purpose, technical solution of the present invention realizes as follows:
A kind of demoder that is applicable to PIE coding, its design feature be, described it comprise Cnt_RTcal counter, Cnt_even counter, Cnt_odd counter, Cnt_ctrl counter, Mux MUX, comparer, three d type flip flops.Count enable signal Is_RTcal is connected to the input end of Cnt_RTcal counter.Frame end signal Frame_rst and reset signal Por all be connected respectively to the Cnt_RTcal counter and with door one, with door two input end.PIE coded data input Rx is connected respectively to the input end of Cnt_RTcal counter, the input end of clock of Cnt_ctrl counter and the data input pin D of d type flip flop two.Clock Clk is connected respectively to the input end of Cnt_RTcal counter, Cnt_even counter and Cnt_odd counter and the input end of clock of d type flip flop two and d type flip flop one.Half of Cnt_RTcal counter output valve (output data move to right the numerical value after one) is connected to an input end of comparer.The output terminal Q of Cnt_ctrl counter output Cnt_ctrl be connected respectively to the Mux MUX the selection control end and with the input end of door two and Cnt_odd counter.The synchronizing signal Clk_bit of the output terminal Q of d type flip flop two output is connected respectively to the data input pin D of d type flip flop one and the input end of clock of d type flip flop three, the Rx_d of the output terminal Q output of d type flip flop one be connected respectively to door one and with the input end of door two.The output terminal QB of Cnt_ctrl counter be connected respectively to the Cnt_ctrl counter data input pin D and with the input end of door one and Cnt_even counter.Be connected to the input end of Cnt_even counter with the output terminal of door one, be connected to the input end of Cnt_odd counter with the output terminal of door two.The output of Cnt_even counter and Cnt_odd counter is connected respectively to the input end of Mux MUX, the Mux MUX output be connected to another input end of comparer.The output of comparer is connected to the data input pin D of d type flip flop three, and the output terminal Q of d type flip flop three is output as the decoded output signal Rx_bit of PIE coding, and decoded output signal Rx_bit and synchronizing signal Clk_bit are synchronous.Described Cnt_RTcal counter is counted the duration of forward link (card reader is to label) calibration code RTcal, and the Cnt_ctrl counter is counted the number of negative edge in the received PIE coded frame data of label.The counting of Cnt_ctrl counter output Cnt_ctrl control Cnt_odd counter and Cnt_even counter replace counting to the deration of signal between two adjacent negative edges of PIE coded signal respectively, twice counting all shift to an earlier date time of PW of the PIE coded-bit of separating (the following pulse that PIE encodes) pulsewidth.
In above-mentioned demoder, described Mux MUX output valve moves to right numerical value after one when big than Cnt_RTcal counter output data, comparer output high level.Mux MUX output valve is than move to right numerical value hour after one of Cnt_RTcal counter output data, comparer output low level.
In above-mentioned demoder, the reset mode of described Cnt_RTcal counter is an asynchronous reset, and when reset signal Por or frame end signal Frame_rst were high level, the Cnt_RTcal counter reset was zero.
In above-mentioned demoder, the asynchronous reset signal of described Cnt_even counter is Cnt_even_rst, and when Cnt_even_rst was high level, counter Cnt_even was reset to complete zero; The asynchronous reset signal of described Cnt_odd counter is Cnt_odd_rst, and when Cnt_odd_rst was high level, counter Cnt_odd was reset to complete zero; The counting mode of enabling of described Cnt_odd counter and Cnt_even counter is following two kinds of forms:
1) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting; When the output Cnt_ctrl of Cnt_ctrl counter was low level, the Cnt_odd counter stopped counting, Cnt_even rolling counters forward;
2) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, Cnt_even rolling counters forward; When the output Cnt_ctrl of Cnt_ctrl counter is low level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting.
In above-mentioned demoder, described Mux MUX is divided into following two kinds of forms:
When 1) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the mode that the Cnt_even counter stops to count, the Mux MUX selected the Cnt_odd counter as output when Cnt_ctrl was high level, and the Mux MUX selected the Cnt_even counter as output when Cnt_ctrl was low level;
When 2) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, the mode of Cnt_even rolling counters forward, the Mux MUX selected Cnt_even as output when Cnt_ctrl was high level, and the Mux MUX selected Cnt_odd as output when Cnt_ctrl was low level.
Technical characterstic of the present invention and effect:
1) the present invention utilizes the characteristics of PIE coding, carrying the previous PW time decodes, utilize the counter of two time-sharing works that the PIE code symbols that receives is counted, the output of counter is exported to decision circuit by data selector, avoid the use totalizer, saved the area and the logical complexity of PIE coding and decoding circuit.
2) two decoding counter time-sharing works used in the present invention have only a decoding counter works at any time, have saved the decoding power consumption.
3) the present invention's PIE coded signal of utilizing label to receive carries out motor synchronizing, has avoided producing extra synchronizing signal, has further saved the area of PIE coding and decoding circuit.
4) the present invention's PIE coded signal of being to use label to receive carries out motor synchronizing, can not be subjected to the shake of chip internal clock frequency or skew to synchronous influence, avoid because the synchronization loss problem that the drift of internal clocking frequency is easy to occur when causing the chip additionally to produce synchronizing signal.
5) the present invention's PIE coded signal of using label to receive carries out motor synchronizing, the frequency of the synchronous clock of PIE coding is identical with the PIE encoded bit rate, be the low-limit frequency that in theory signal is received synchronously, with the synchronous clock of this synchronizing signal, greatly reduce the power consumption of subsequent process circuit as subsequent process circuit.
6) the present invention has economy, reliable, easy, the characteristics that are easy to realize.
7) the present invention does not use special integrated circuit (IC)-components, is convenient to carry out process transplanting and integrated.
The present invention will be further described below in conjunction with the drawings and specific embodiments.
Description of drawings
Fig. 1 is a circuit structure diagram of the present invention;
Fig. 2 is the connection diagram of other device in the present invention and the chip;
Fig. 3 is the input and output oscillogram of each signal among the present invention.
Embodiment
Referring to Fig. 1, demoder of the present invention comprises Cnt_RTcal counter, Cnt_even counter, Cnt_odd counter, Cnt_ctrl counter, Mux MUX, comparer, three d type flip flops.Count enable signal Is_RTcal is connected to the input end of Cnt_RTcal counter.Frame end signal Frame_rst and reset signal Por all be connected respectively to the Cnt_RTcal counter and with door one, with door two input end.PIE coded data input Rx is connected respectively to the input end of Cnt_RTcal counter, the input end of clock of Cnt_ctrl counter and the data input pin D of d type flip flop two.Clock Clk is connected respectively to the input end of Cnt_RTcal counter, Cnt_even counter and Cnt_odd counter and the input end of clock of d type flip flop two and d type flip flop one.Half of Cnt_RTcal counter output valve is connected to an input end of comparer.The output terminal Q of Cnt_ctrl counter output Cnt_ctrl be connected respectively to the Mux MUX the selection control end and with the input end of door two and Cnt_odd counter.The synchronizing signal Clk_bit of the output terminal Q of d type flip flop two output is connected respectively to the data input pin D of d type flip flop one and the input end of clock of d type flip flop three, the Rx_d of the output terminal Q output of d type flip flop one be connected respectively to door one and with the input end of door two.The output terminal QB of Cnt_ctrl counter be connected respectively to the Cnt_ctrl counter data input pin D and with the input end of door one and Cnt_even counter.Be connected to the input end of Cnt_even counter with the output terminal of door one, be connected to the input end of Cnt_odd counter with the output terminal of door two.The output of Cnt_even counter and Cnt_odd counter is connected respectively to the input end of Mux MUX, the Mux MUX output be connected to another input end of comparer.The output of comparer is connected to the data input pin D of d type flip flop three, and the output terminal Q of d type flip flop three is output as the decoded output signal Rx_bit of PIE coding, and decoded output signal Rx_bit and synchronizing signal Clk_bit are synchronous.Described Cnt_RTcal counter is counted the duration of forward link (card reader is to label) calibration code RTcal, and the Cnt_ctrl counter is counted the number of negative edge in the received PIE coded frame data of label.The counting of Cnt_ctrl counter output Cnt_ctrl control Cnt_odd counter and Cnt_even counter replace counting to the deration of signal between two adjacent negative edges of PIE coded signal respectively, twice counting all shift to an earlier date time of PW of the PIE coded-bit of separating (the following pulse that PIE encodes) pulsewidth.
Referring to Fig. 2, the input signal Por of this PIE demoder is provided by the power-on reset signal generator of label chip, restituted signal Rx is provided by the detuner of label chip, the clock signal C lk of decoder functions is provided by oscillator, the label digital baseband processor provides control signal Is_RTcal, Frame_rst for demoder.The decoded signal Rx_bit and the synchronous clock Clk_bit thereof of demoder output export to the label digital baseband processor, carry out the processing of protocol layer for it.The transmission data Tx_data of digital baseband processor output exports to the FM0/Miller scrambler, and this scrambler carries out FM0 or Miller coding to sending data, and the signal Tx after will encoding exports to modulator.
Referring to Fig. 3, the PIE coded data input Rx of the reset signal Por of the count enable signal Is_RTcal of the label digital baseband processor output in the chip and frame end signal Frame_rst, the output of power-on reset signal generator, detuner output, the clock Clk of oscillator output output to demoder, and demoder output decoder output signal Rx_bit and synchronizing signal Clk_bit are to the label digital baseband processor.When the present invention worked, when label detected calibration code RTcal in the communication frame that receives, Is_TRcal was changed to high level with count enable signal, otherwise Is_TRcal is changed to low level with count enable signal.When count enable signal Is_TRcal was high level, the Cnt_RTcal counter was counted, and when count enable signal Is_TRcal was low level, the Cnt_RTcal counter stopped counting, is in the data hold mode.
The asynchronous reset signal of Cnt_even counter is Cnt_even_rst, and when Cnt_even_rst was high level, counter Cnt_even was reset to complete zero; The asynchronous reset signal of Cnt_odd counter is Cnt_odd_rst, and when Cnt_odd_rst was high level, counter Cnt_odd was reset to complete zero; Counting according to Cnt_odd counter and Cnt_even counter enables mode, can be divided into following two kinds of forms:
1) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting.When the output Cnt_ctrl of Cnt_ctrl counter was low level, the Cnt_odd counter stopped counting, Cnt_even rolling counters forward.
2) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, Cnt_even rolling counters forward.When the output Cnt_ctrl of Cnt_ctrl counter is low level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting.
The Mux MUX is two input selectors, and the different Mux MUX that enable mode according to Cnt_odd counter and Cnt_even rolling counters forward are divided into following two kinds of forms:
When 1) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the mode that the Cnt_even counter stops to count, the Mux MUX selected the Cnt_odd counter as output when Cnt_ctrl was high level, and the Mux MUX selected the Cnt_even counter as output when Cnt_ctrl was low level.
When 2) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, the mode of Cnt_even rolling counters forward, the Mux MUX selected the Cnt_even counter as output when Cnt_ctrl was high level, and the Mux MUX selected the Cnt_odd counter as output when Cnt_ctrl was low level.
When the half an hour that the output of Mux MUX is exported numerical value than Cnt_RTcal counter, comparer is output as logic low; When the output of Mux MUX than a when medium-sized of Cnt_RTcal counter output numerical value, comparer is output as logic high.
Referring to Fig. 3, the label digital baseband processor judges to the regulation of the Frame that received whether the current code element that receives is the decision signal RTcal of PIE coding according to ISO18000-6 (C) agreement.When reception PIE was encoded to RTcal, count enable signal Is_RTcal was output as logic high, and the Cnt_RTcal counter is counted the pulsewidth time span of signal RTcal; Otherwise count enable signal Is_RTcal is output as logic low, and the Cnt_RTcal counter stops counting, enters the data hold mode.After receiving data frame head (comprising signal RTcal), just begin to receive the base band data of PIE coding.
The Cnt_odd counter is along with clock Clk counts the high level of PIE symbols encoded and total duration of the previous PW pulsewidth of this code element, and counting is output as Cnt_odd.When Cnt_ctrl is high level, the Cnt_odd counter is counted, the Cnt_even counter is in hold mode, extract the rising edge of PIE coding, with the reset signal Cnt_even_rst of this rising edge as the Cnt_even counter, the Cnt_even counter reset is to zero, prepares to begin counting during for low level at Cnt_ctrl.When Cnt_ctrl was high level, the Mux MUX was selected the count value of output Cnt_odd counter.When the negative edge of Cnt_ctrl arrives, the counting output of Cnt_odd counter and half of Cnt_RTcal counter institute count value are compared, when the half an hour of the counting of Cnt_odd counter output than Cnt_RTcal counter institute count value, comparer is output as logic low, when the next rising edge of synchronizing signal Clk_bit, the low level of comparer output is latched through d type flip flop three, and d type flip flop three is output as decoded output signal Rx_bit.Similarly, when Cnt_ctrl is low level, the Cnt_even counter is counted, the Cnt_odd counter is in hold mode, extract the rising edge of PIE coding, with the reset signal Cnt_odd_rst of this rising edge as the Cnt_odd counter, the Cnt_odd counter reset is to zero, prepares to begin counting during for high level at Cnt_ctrl.When Cnt_ctrl was low level, the Mux MUX was selected the count value of output Cnt_even counter.When the negative edge of Cnt_ctrl arrives, the counting output of Cnt_even counter and half of Cnt_RTcal counter institute count value are compared, when the output of the counting of Cnt_even counter than a when medium-sized of Cnt_RTcal counter institute count value, comparer is output as logic high, otherwise comparer is output as logic low.When the next rising edge of Clk_bit, the output of comparer is latched through d type flip flop three, d type flip flop three is output as decoded output signal Rx_bit.
Claims (5)
1. demoder that is applicable to PIE coding, it is characterized in that, described it comprise the Cnt_RTcal counter, the Cnt_even counter, the Cnt_odd counter, the Cnt_ctrl counter, the Mux MUX, comparer and three d type flip flops, count enable signal Is_RTcal is connected to the input end of Cnt_RTcal counter, frame end signal Frame_rst and reset signal Por all be connected respectively to the Cnt_RTcal counter and with door one, input end with door two, PIE coded data input Rx is connected respectively to the input end of Cnt_RTcal counter, the data input pin D of the input end of clock of Cnt_ctrl counter and d type flip flop two, clock Clk is connected respectively to the Cnt_RTcal counter, the input end of clock of the input end of Cnt_even counter and Cnt_odd counter and d type flip flop two and d type flip flop one, half of Cnt_RTcal counter output valve is connected to an input end of comparer, the output terminal Q of Cnt_ctrl counter output Cnt_ctrl be connected respectively to the Mux MUX the selection control end and with the input end of door two and Cnt_odd counter, the synchronizing signal Clk_bit of the output terminal Q output of d type flip flop two is connected respectively to the data input pin D of d type flip flop one and the input end of clock of d type flip flop three, the Rx_d of the output terminal Q of d type flip flop one output be connected respectively to door one and with the input end of door two, the output terminal QB of Cnt_ctrl counter be connected respectively to the Cnt_ctrl counter data input pin D and with the input end of door one and Cnt_even counter, be connected to the input end of Cnt_even counter with the output terminal Cnt_even_rst of door one, be connected to the input end of Cnt_odd counter with the output terminal Cnt_odd_rst of door two, the output of Cnt_even counter and Cnt_odd counter is connected respectively to the input end of Mux MUX, the Mux MUX output be connected to another input end of comparer, the output of comparer is connected to the data input pin D of d type flip flop three, the output terminal Q of d type flip flop three is output as the decoded output signal Rx_bit of PIE coding, decoded output signal Rx_bit and synchronizing signal Clk_bit are synchronous, described Cnt_RTcal counter is counted to the duration of label calibration code RTcal the forward link card reader, the Cnt_ctrl counter is counted the number of negative edge in the received PIE coded frame data of label, the counting of Cnt_ctrl counter output Cnt_ctrl control Cnt_odd counter and Cnt_even counter replace counting to the deration of signal between two adjacent negative edges of PIE coded signal respectively, twice counting all shift to an earlier date time of PIE of the PIE coded-bit of separating following pulse PW pulsewidth of encoding.
2. the demoder that is applicable to PIE coding as claimed in claim 1 is characterized in that, described Mux MUX output valve moves to right numerical value after one when big than Cnt_RTcal counter output data, comparer output high level; Mux MUX output valve is than move to right numerical value hour after one of Cnt_RTcal counter output data, comparer output low level.
3. the demoder that is applicable to the PIE coding as claimed in claim 1 or 2, it is characterized in that, the reset mode of described Cnt_RTcal counter is an asynchronous reset, and when reset signal Por or frame end signal Frame_rst were high level, the Cnt_RTcal counter reset was zero.
4. the demoder that is applicable to the PIE coding as claimed in claim 3 is characterized in that Cnt_even_rst is the asynchronous reset signal of Cnt_even counter, and when Cnt_even_rst was high level, counter Cnt_even was reset to complete zero; Cnt_odd_rst is the asynchronous reset signal of Cnt_odd counter, and when Cnt_odd_rst was high level, counter Cnt_odd was reset to complete zero; The counting mode of enabling of described Cnt_odd counter and Cnt_even counter is following two kinds of forms:
1) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting; When the output Cnt_ctrl of Cnt_ctrl counter was low level, the Cnt_odd counter stopped counting, Cnt_even rolling counters forward;
2) when the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, Cnt_even rolling counters forward; When the output Cnt_ctrl of Cnt_ctrl counter is low level, the Cnt_odd rolling counters forward, the Cnt_even counter stops counting.
5. the demoder that is applicable to the PIE coding as claimed in claim 4 is characterized in that described Mux MUX is divided into following two kinds of forms:
When 1) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd rolling counters forward, the mode that the Cnt_even counter stops to count, the Mux MUX selected the Cnt_odd counter as output when Cnt_ctrl was high level, and the Mux MUX selected the Cnt_even counter as output when Cnt_ctrl was low level;
When 2) the output Cnt_ctrl of Cnt_ctrl counter is high level, the Cnt_odd counter stops counting, the mode of Cnt_even rolling counters forward, the Mux MUX selected Cnt_even as output when Cnt_ctrl was high level, and the Mux MUX selected Cnt_odd as output when Cnt_ctrl was low level.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008102262893A CN101739541B (en) | 2008-11-12 | 2008-11-12 | Decoder suitable for PIE coding |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008102262893A CN101739541B (en) | 2008-11-12 | 2008-11-12 | Decoder suitable for PIE coding |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101739541A CN101739541A (en) | 2010-06-16 |
| CN101739541B true CN101739541B (en) | 2011-11-09 |
Family
ID=42463013
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008102262893A Active CN101739541B (en) | 2008-11-12 | 2008-11-12 | Decoder suitable for PIE coding |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101739541B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102521552B (en) * | 2011-11-02 | 2014-02-12 | 成都三零瑞通移动通信有限公司 | High-tolerance PIE (Picture Information Extractor) decoder with clock correction function and control method thereof |
| KR20160149717A (en) * | 2015-06-19 | 2016-12-28 | 에스케이하이닉스 주식회사 | Semiconductor device and operating method thereof |
| CN106330196B (en) * | 2015-07-10 | 2019-07-12 | 苏州凌犀物联网技术有限公司 | Coding/decoding method suitable for the low burst length |
| CN109922017B (en) * | 2017-12-13 | 2021-12-21 | 航天信息股份有限公司 | Decoding method and device for FM0 coded data and reader-writer |
| CN109635908B (en) * | 2018-12-13 | 2020-09-11 | 中山大学 | Digital-analog hybrid decoding circuit, decoding method and system architecture |
| CN109921860B (en) * | 2018-12-31 | 2021-10-26 | 浙江悦和科技有限公司 | PIE coding and demodulating method with ultra-low power consumption |
| CN111597834B (en) * | 2020-05-11 | 2023-08-01 | 山西众烁微电子有限公司 | PIE decoding method only for judging high level |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1333895A (en) * | 1998-11-13 | 2002-01-30 | 快速检索及传递公司 | Processing circuit and search processor circuit |
| CN2606494Y (en) * | 2003-03-07 | 2004-03-10 | 上海华虹集成电路有限责任公司 | Digital phaselocked loops |
| CN201392538Y (en) * | 2008-11-12 | 2010-01-27 | 北京同方微电子有限公司 | Decoder suitable for PIE coding |
-
2008
- 2008-11-12 CN CN2008102262893A patent/CN101739541B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1333895A (en) * | 1998-11-13 | 2002-01-30 | 快速检索及传递公司 | Processing circuit and search processor circuit |
| CN2606494Y (en) * | 2003-03-07 | 2004-03-10 | 上海华虹集成电路有限责任公司 | Digital phaselocked loops |
| CN201392538Y (en) * | 2008-11-12 | 2010-01-27 | 北京同方微电子有限公司 | Decoder suitable for PIE coding |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101739541A (en) | 2010-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101739541B (en) | Decoder suitable for PIE coding | |
| CN100428273C (en) | Decoder and radio frequency card | |
| CN103095407B (en) | Read write line chip digital code device and apply the coding method of this device | |
| US20130064330A1 (en) | Semiconductor device and communication device | |
| CN201392538Y (en) | Decoder suitable for PIE coding | |
| CN105356972A (en) | Low-power-consumption RFID-tag-based PIE decoding method and decoder using the same | |
| US9490028B2 (en) | Low-power pulse width encoding scheme and counter-less shift register that may be employed therewith | |
| CN103297060B (en) | A kind of decoding circuit being applicable to two-forty correction miller coding signal | |
| CN105262489A (en) | Time delay circuit and time delay method for differential Manchester decoding | |
| CN103095622B (en) | A kind of bpsk signal restoring circuit being applicable to ISO14443 agreement | |
| KR100512182B1 (en) | Circuit for generating clock signal and decoding data signals in contactless integrated circuit card | |
| CN102810148A (en) | Decoding circuit of non-contact communication integrated circuit | |
| EP3079319B1 (en) | Method and device for processing uhf signals for an epc communication | |
| CN103065188A (en) | Decoding circuit of non-contact integrated circuit (IC) card | |
| US6908037B2 (en) | Circuit for generating clock signal and decoding data signal for use in contactless integrated circuit card | |
| CN104484992B (en) | Infrared remote control decoding device based on PLD | |
| CN102129588B (en) | Synchronous injection decoding method and system for RFID system | |
| CN103646224A (en) | Non-contact IC card decoding circuit | |
| CN102043936A (en) | Information transmission method and system in radio frequency identification system | |
| CN102522998A (en) | TYPEB full rate decoding circuit suitable for NRZ coded signal | |
| KR100866602B1 (en) | Ask rf signal decoding device and method thereof | |
| CN103595418B (en) | Decode the decoder for the TYPE A 847K data rate signals that card reader is sent | |
| Luo et al. | A low-power dual-clock strategy for digital circuits of EPC Gen2 RFID tag | |
| CN211015523U (en) | Ultrahigh frequency tag decoding device supporting error correction | |
| Yokojima et al. | High-speed start-up and low-power encoding circuit for sensor networks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP02 | Change in the address of a patent holder |
Address after: 100083 Beijing City, Haidian District Wudaokou Wangzhuang Road No. 1 Tongfang Technology Plaza D floor 18 West Patentee after: Beijing Tongfang Microelectronics Company Address before: 100083, A, 2901, Tongfang science Plaza, Beijing, Haidian District Patentee before: Beijing Tongfang Microelectronics Company |