CN101727374B - Method for testing PS/2 interface - Google Patents

Method for testing PS/2 interface Download PDF

Info

Publication number
CN101727374B
CN101727374B CN2008101711151A CN200810171115A CN101727374B CN 101727374 B CN101727374 B CN 101727374B CN 2008101711151 A CN2008101711151 A CN 2008101711151A CN 200810171115 A CN200810171115 A CN 200810171115A CN 101727374 B CN101727374 B CN 101727374B
Authority
CN
China
Prior art keywords
interface
principal computer
control unit
tested
microprocessor control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2008101711151A
Other languages
Chinese (zh)
Other versions
CN101727374A (en
Inventor
刘利兵
陈玄同
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XUZHOU LIFANG ELECTROMECHANICAL EQUIPMENT MANUFACTURING CO., LTD.
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to CN2008101711151A priority Critical patent/CN101727374B/en
Publication of CN101727374A publication Critical patent/CN101727374A/en
Application granted granted Critical
Publication of CN101727374B publication Critical patent/CN101727374B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses a method for testing a PS/2 interface, which comprises the following steps: connecting a test module with the PS/2 interface and a USB interface of a tested host computer; starting the test module and the tested host computer and initializing the USB interface equipment and PS/2 interface equipment of the tested host computer; allowing the tested host computer to send a command to the test module through the USB interface to require the test module to simulate the action of the PS/2 interface equipment; making the test module simulate a PS/2 protocol according to the command sent by the tested host computer and send a corresponding PS/2 signal to the PS/2 interface of the tested host computer; and allowing the tested host computer to receive the corresponding PS/2 signal through the PS/2 interface to judge if the communication of the PS/2 interface is normal. The method can replace the traditional manual test method and improve test efficiency and precision.

Description

A kind of method of testing of PS/2 interface
Technical field
The invention relates to a kind of method of testing of PS/2 interface,, use the method for testing of the PS/2 interface testing of accomplishing tested principal computer especially about a kind of action that sees through test module simulation PS/2 interfacing equipment.
Background technology
At present; Existing P S/2 interface test method is to rely on manually to accomplish; For example, test procedure sees through the screen prompt tester according to the external appointment PS/2 interfacing equipment of screen display operation, as clicks the mouse or the keyboard input; Whether test procedure reads corresponding test input then, move normally with the interface of confirming PS/2 interfacing equipments such as keyboard or mouse.
Yet the PS/2 interface test method of prior art still has defective, and particularly the easy tested person personnel's of test result people is the influence of operation, so test accuracy is difficult to guarantee.
In addition, the testing efficiency of operation manually is not high, is difficult to satisfy the testing requirement in producing in batches.Therefore, need a kind of method of testing that can improve the PS/2 interface of testing efficiency and accuracy, use the method for testing that substitutes the existing manual manual working.
Summary of the invention
In order to solve above-mentioned the problems of the prior art and defective, the object of the present invention is to provide a kind of method of testing of PS/2 interface, be to see through test module to simulate the test that the PS/2 interface of accomplishing tested principal computer is used in the action of PS/2 interfacing equipment.
The method of testing of a kind of PS/2 interface provided by the present invention is to comprise following steps:
Test module is connected with the PS/2 interface and the USB interface of tested principal computer; Start test module and tested principal computer, and the USB interface equipment of the tested principal computer of initialization and PS/2 interfacing equipment; Tested principal computer sees through USB interface and sends order to test module, uses the action that requires test module simulation PS/2 interfacing equipment; Test module is simulated the PS/2 agreement according to the order that tested principal computer sends, and sends corresponding PS/2 signal to the PS/2 of tested principal computer interface; And tested principal computer sees through the PS/2 interface and receives corresponding PS/2 signal, and whether use the communication of judging the PS/2 interface normal.
In sum, the invention has the advantages that:
The method of testing of a kind of PS/2 interface provided by the present invention; Wherein, Test module sees through USB interface and tested main computer communication, and receives the control command of tested principal computer, sends corresponding PS/2 signal according to control command simulation PS/2 agreement and to the PS/2 of tested principal computer interface then; The input signal of keyboard or mouse for example; And then can the virtual PS/2 of becoming interfacing equipment and the Simulation execution relevant action realize automatic test to the PS/2 interface of tested principal computer, therefore, replaced manual testing's operating type of the prior art fully; Improve testing efficiency and accuracy, more realized the robotization and the intellectuality of PS/2 interface testing.
Describe the present invention below in conjunction with accompanying drawing and specific embodiment, but not as to qualification of the present invention.
Description of drawings
Fig. 1 is the calcspar for the testing process of the PS/2 interface of the embodiment of the invention;
Fig. 2 is the process flow diagram for the method for testing of the PS/2 interface of the embodiment of the invention;
Fig. 3 is the synoptic diagram that is connected for the PS/2 interface of MCU Microprocessor Control Unit among the present invention and tested principal computer;
Fig. 4 is the method for attachment process flow diagram for MCU Microprocessor Control Unit among the present invention and tested principal computer;
Fig. 5 is the initialization flowchart for the PS/2 interfacing equipment of tested principal computer among the present invention;
Fig. 6 is the test flow chart of the PS/2 interface of tested principal computer being tested for MCU Microprocessor Control Unit simulation PS/2 interfacing equipment among the present invention.
Wherein, Reference numeral
10 test modules
20 tested principal computers
30 MCU Microprocessor Control Units
Embodiment
Below, will combine graphic part that preferred embodiments of the present invention is elaborated.
Shown in Figure 1 is calcspar for the testing process of the PS/2 interface of the embodiment of the invention.Shown in Figure 2 is process flow diagram for the method for testing of the PS/2 interface of the embodiment of the invention.
Please refer to Fig. 1 and Fig. 2, the method for testing of PS/2 interface of the present invention comprises following steps:
The PS/2 interface and the USB interface (step 100) that connect test module 10 and tested principal computer 20 respectively;
Then, start test module 10 and tested principal computer 20 respectively, and the USB interface equipment of the tested principal computer 20 of initialization and PS/2 interfacing equipment (step 200);
Tested principal computer 20 sees through USB interface to test module 10 transmitting control commands, uses the required movement (step 300) that requires test module 10 simulation PS/2 interfacing equipments;
Test module 10 is resolved after seeing through the control command that USB interface receives tested principal computer 20; The order simulation PS/2 agreement of then sending according to tested principal computer 20 produces corresponding PS/2 signal, and corresponding PS/2 signal is sent to the PS/2 interface (step 400) of tested principal computer 20;
Whether normally tested principal computer 20 sees through the PS/2 interface and receives corresponding PS/2 signal, and the communication (step 500) of judging the PS/2 interface of calling related application programs interface (API) function.
Test module among the present invention can be MCU Microprocessor Control Unit (Microprocessor ControlUnit; Be called for short MCU); Adopt USB interface to realize communication between wherein tested principal computer and the MCU Microprocessor Control Unit, the clock line of MCU Microprocessor Control Unit simulation PS/2 interface and the pin of data line are connected to the PS/2 interface of tested principal computer.Specify below in conjunction with Fig. 3.
Shown in Figure 3 is the synoptic diagram that is connected for the PS/2 interface of MCU Microprocessor Control Unit among the present invention and tested principal computer.
Please refer to Fig. 3; The PA0 of MCU Microprocessor Control Unit 30, PA1, PA2 and PA3 pin respectively with the GND of the PS/2 interface of tested principal computer ,+5V, CLK and DAT port be connected; Wherein the CLK port is the signal clock line of PS/2 interface, and the DAT port is a data line.
Shown in Figure 4 is method of attachment process flow diagram for MCU Microprocessor Control Unit among the present invention and tested principal computer.
Please refer to Fig. 4, the interface pin of MCU Microprocessor Control Unit analog mouse is inserted the PS/2 mouse interface (step 101) of tested principal computer through the PS/2 interface line.Then, the interface pin with the MCU Microprocessor Control Unit simulating keyboard sees through the PS/2 keyboard interface (step 102) that the PS/2 interface line inserts tested principal computer.At last, the USB interface with MCU Microprocessor Control Unit sees through the USB interface (step 103) that the USB line is connected to tested principal computer.
Shown in Figure 5 is initialization flowchart for the PS/2 interfacing equipment of tested principal computer among the present invention.
Please refer to Fig. 5, start tested principal computer and MCU Microprocessor Control Unit respectively, the initialization of using the virtual PS/2 interfacing equipment of accomplishing tested principal computer is to comprise following steps: start tested principal computer (step 201); Start MCU Microprocessor Control Unit (step 202); The Basic Input or Output System (BIOS) of tested principal computer (BIOS) is enumerated PS/2 interfacing equipment (step 203); Basic Input or Output System (BIOS) is communicated by letter with MCU Microprocessor Control Unit, and accomplishes the PS/2 interfacing equipment, like the initialization (step 204) of mouse and keyboard; Operating system is communicated by letter with MCU Microprocessor Control Unit, and further accomplishes enumerate (step 205) of PS/2 interfacing equipment; And operating system identifies normal PS/2 interfacing equipment (coming down to the PS/2 interfacing equipment by the MCU Microprocessor Control Unit simulation), inserts (step 206) like mouse and keyboard.
Shown in Figure 6 is the test flow chart of the PS/2 interface of tested principal computer being tested for MCU Microprocessor Control Unit simulation PS/2 interfacing equipment among the present invention.
Please refer to Fig. 6, the program of tested principal computer sees through USB interface and sends a command to MCU Microprocessor Control Unit, requires to accomplish specific keyboard and/or mouse action (step 301); MCU Microprocessor Control Unit sees through USB interface and receives the order of tested principal computer, and resolves (step 302); MCU Microprocessor Control Unit sees through the PS/2 interface (step 303) that pin sends corresponding clock and data-signal to tested principal computer according to order simulation PS/2 agreement; The operating system of tested principal computer sees through the PS/2 interface and receives corresponding keyboard and/or mouse action information (step 304); And normally whether the communication of the api function judgement PS/2 interface that the program use of tested principal computer is relevant (step 305).If communication is normal, explain that then the PS/2 interface can normally use; Undesired if communicate by letter, explain that then the PS/2 interface can't normally use.At last, finish the test (step 306) of the PS/2 interface of tested principal computer.
Certainly; The present invention also can have other various embodiments; Under the situation that does not deviate from spirit of the present invention and essence thereof; Those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.

Claims (7)

1. the method for testing of a PS/2 interface is the action that sees through test module simulation PS/2 interfacing equipment, uses the PS/2 interface testing of accomplishing a tested principal computer, it is characterized in that the method includes the steps of:
Step 1, this test module is connected with the PS/2 interface and the USB interface of this tested principal computer; Wherein this test module is a MCU Microprocessor Control Unit; The PA0 of MCU Microprocessor Control Unit, PA1, PA2 and PA3 pin respectively with the GND of the PS/2 interface of tested principal computer ,+5V, CLK and DAT port be connected; Wherein the CLK port is the signal clock line of PS/2 interface, and the DAT port is a data line;
Step 2, this tested principal computer of startup; Start this MCU Microprocessor Control Unit; And this tested principal computer of initialization by the USB interface equipment of MCU Microprocessor Control Unit simulation and by the PS/2 interfacing equipment of MCU Microprocessor Control Unit simulation, wherein the PS/2 interfacing equipment by the MCU Microprocessor Control Unit simulation of the tested principal computer of initialization may further comprise the steps:
The basic input-output system BIOS of this tested principal computer is enumerated the PS/2 interfacing equipment by the MCU Microprocessor Control Unit simulation;
Basic Input or Output System (BIOS) is communicated by letter with this MCU Microprocessor Control Unit, and accomplishes this initialization by the PS/2 interfacing equipment of MCU Microprocessor Control Unit simulation;
Operating system is communicated by letter with this MCU Microprocessor Control Unit, and further accomplishes this enumerating by the PS/2 interfacing equipment of MCU Microprocessor Control Unit simulation; And
Operating system has identified normal PS/2 interfacing equipment, and the PS/2 interfacing equipment that wherein should discern is the PS/2 interfacing equipment of this MCU Microprocessor Control Unit simulation;
Step 3, this tested principal computer see through USB interface and send order to this test module, use the action that requires this test module simulation PS/2 interfacing equipment;
Step 4, this test module are simulated the PS/2 agreement according to the order that this tested principal computer sends, and are sent corresponding PS/2 signal to the PS/2 of this tested principal computer interface;
Step 5, this tested principal computer see through the PS/2 interface and receive corresponding PS/2 signal, and whether use the communication of judging this PS/2 interface normal.
2. the method for testing of PS/2 interface according to claim 1 is characterized in that, wherein this test module is further comprised following steps with the step that the PS/2 interface and the USB interface of this tested principal computer are connected:
The simulation PS/2 that sees through this test module of PS/2 interface line connection is interfaced to the PS/2 interface of this tested principal computer;
See through the USB interface that the USB line connects the USB interface of this test module to this tested principal computer.
3. the method for testing of PS/2 interface according to claim 1 is characterized in that, wherein this PS/2 interfacing equipment is keyboard and/or mouse.
4. the method for testing of PS/2 interface according to claim 1 is characterized in that, wherein more comprises this test module and sees through the order that USB interface receives this tested principal computer transmission, and the step of resolving.
5. whether normally the method for testing of PS/2 interface according to claim 1 is characterized in that, wherein more comprise this tested principal computer and see through and to call communication that a function judges this PS/2 interface step.
6. the method for testing of PS/2 interface according to claim 5 is characterized in that, wherein this function is an application program interface function.
7. the method for testing of PS/2 interface according to claim 1 is characterized in that, wherein said PS/2 signal is clock and data-signal.
CN2008101711151A 2008-10-15 2008-10-15 Method for testing PS/2 interface Expired - Fee Related CN101727374B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2008101711151A CN101727374B (en) 2008-10-15 2008-10-15 Method for testing PS/2 interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2008101711151A CN101727374B (en) 2008-10-15 2008-10-15 Method for testing PS/2 interface

Publications (2)

Publication Number Publication Date
CN101727374A CN101727374A (en) 2010-06-09
CN101727374B true CN101727374B (en) 2012-07-04

Family

ID=42448294

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101711151A Expired - Fee Related CN101727374B (en) 2008-10-15 2008-10-15 Method for testing PS/2 interface

Country Status (1)

Country Link
CN (1) CN101727374B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104144084B (en) * 2013-05-10 2017-12-01 腾讯科技(深圳)有限公司 The monitoring method and device of the SOT state of termination
CN103309787B (en) * 2013-06-28 2014-12-10 飞天诚信科技股份有限公司 Detection method of nonstandard USB protocol compatibility
CN106406585A (en) * 2016-08-26 2017-02-15 天津市英贝特航天科技有限公司 Implementation method of special mouse for PS/2 interfaces
CN113037580B (en) * 2019-12-09 2023-03-24 中国电信股份有限公司 Signal test method and signal test system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792378B2 (en) * 2002-11-21 2004-09-14 Via Technologies, Inc. Method for testing I/O ports of a computer motherboard
CN1641593A (en) * 2004-01-15 2005-07-20 英业达股份有限公司 Computer interface measuring tool and its measuring method
CN201004221Y (en) * 2006-11-14 2008-01-09 中国船舶重工集团公司第七○九研究所 PS/2 interface keyboard and mouse batch detection device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792378B2 (en) * 2002-11-21 2004-09-14 Via Technologies, Inc. Method for testing I/O ports of a computer motherboard
CN1641593A (en) * 2004-01-15 2005-07-20 英业达股份有限公司 Computer interface measuring tool and its measuring method
CN201004221Y (en) * 2006-11-14 2008-01-09 中国船舶重工集团公司第七○九研究所 PS/2 interface keyboard and mouse batch detection device

Also Published As

Publication number Publication date
CN101727374A (en) 2010-06-09

Similar Documents

Publication Publication Date Title
CN101680932B (en) Integrated circuit with self-test feature for validating functionality of external interfaces
US8533531B2 (en) Multimedia hardware emulation for application testing
CN102033770B (en) Touch screen firmware upgrading method and device for mobile terminal
CN101727374B (en) Method for testing PS/2 interface
US11624788B2 (en) Display module test platform
US20110125479A1 (en) Use of hardware peripheral devices with software simulations
CN103246586B (en) Method for utilizing USB (universal serial bus) storage equipment for ADB (android debug bridge) debugging on android platform
CN104483959A (en) Fault simulation and test system
CN106776174B (en) Display screen parameter debugging method and server
US20210056010A1 (en) Splicing Screen Debugging Method, Splicing Screen And Splicing Wall
US7840948B2 (en) Automation of keyboard accessibility testing
CN102053898A (en) Method for testing bus interface on PCIE (Peripheral Component Interface Express) slot of host and read-write test method thereof
US20090313504A1 (en) Bios test system and test method thereof
CN101498752B (en) Display equipment and test method for the same
CN102455965A (en) Electronic device test system and method
US11354214B2 (en) Judgment method for hardware compatibility
US20080040632A1 (en) Baseboard testing interface and testing method thereof
CN105808045B (en) Method and system for setting computer display function
CN106921408B (en) Test system and method for serial bus communication circuit
CN114265786A (en) Automatic testing method and device, computer equipment and readable storage medium
CN113704152A (en) PCIe slot interface switching equipment, test equipment, system and method
CN110851313A (en) Sensor debugging method, intelligent terminal, storage medium and electronic equipment
TWI660267B (en) Boot testing apparatus, system and method thereof
US10268625B2 (en) Signal path verification device
CN116471216B (en) Hardware platform for MIPI protocol layer verification and verification method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20191224

Address after: No. 99, University Road, high tech Zone, Xuzhou City, Jiangsu Province

Patentee after: XUZHOU LIFANG ELECTROMECHANICAL EQUIPMENT MANUFACTURING CO., LTD.

Address before: Taipei City, Taiwan, China

Patentee before: Yingda Co., Ltd.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120704

Termination date: 20191015