CN101620581A - Structure of double-port RAM for realizing flash memory controller cache and method for realizing same - Google Patents
Structure of double-port RAM for realizing flash memory controller cache and method for realizing same Download PDFInfo
- Publication number
- CN101620581A CN101620581A CN200810150250A CN200810150250A CN101620581A CN 101620581 A CN101620581 A CN 101620581A CN 200810150250 A CN200810150250 A CN 200810150250A CN 200810150250 A CN200810150250 A CN 200810150250A CN 101620581 A CN101620581 A CN 101620581A
- Authority
- CN
- China
- Prior art keywords
- flash
- ide
- buffer area
- controller
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Read Only Memory (AREA)
Abstract
A structure of a double-port RAM for realizing flash memory controller cache and a method for realizing same are disclosed; the structure comprises an IDE interface control logic, an IDE register, an IDE cache region, a processor, a Flash interface control logic, a FLASH cache region and an PPGA peripheral circuit; wherein the IDE register and the IDE cache region form an IDE interface cache region, and the IDE interface cache region and the FLASH cache region both comprises two completely independent control ports; the method for realizing the cache comprises random data reading out and writing in processes. The invention can realize random address reading and writing, and data reading and writing efficiencies are high.
Description
Technical field
The present invention relates to the method that a kind of FPGA of use realizes the structure of high speed flash controller buffer memory and realizes this buffer memory, be specifically related to the method that a kind of FPGA of use built-in dual-port RAM is realized the structure of high speed flash controller buffer memory and realized this buffer memory.
Background technology
FPGA is the abbreviation of English Field Programmable Gate Array, i.e. field programmable gate array, and it is the product that further develops on the basis of programming devices such as PAL, GAL, EPLD.Because the storage medium of flash memory electric board is the FLASH chip, core component as the flash memory electric board, flash controller is undertaken the management role of whole electric board, frequency of utilization is very high in the course of work that is buffered in entire controller of flash controller, often needs to change the content of certain byte in the blocks of data.Present known use FPGA realizes that the method for flash controller buffer memory is to use FIFO, that is: first in first out buffer memory, it is the data of writing into earlier, when reading, read earlier, therefore can read many data of formerly writing in the time of will reading certain at random data, also need to screen these data, very inconvenient in the practical application.Present stage, in data transmission procedure, show as: can't realize the random address read-write, can only read and write in order that it is very inconvenient to use, the efficient of reading and writing data is very low.
Summary of the invention
The object of the present invention is to provide a kind of FPGA of use built-in dual-port RAM to realize the structure of flash controller buffer memory and realized the method for this buffer memory, it has solved can't realize the random address read-write in the background technology, use the low-down technical matters of efficient of inconvenience and reading and writing data.
Technical solution of the present invention is:
A kind of dual port RAM is realized the structure of high speed flash controller buffer memory, comprises ide interface steering logic, IDE register, IDE buffer area, processor, Flash interface control logic, FLASH buffer area and FPGA peripheral circuit, and its special character is:
Wherein IDE register and IDE buffer area constitute an ide interface buffer area, and described ide interface buffer area comprises two fully independently control mouths;
Described ide interface steering logic is passed through one of them control mouth and is connected with the ide interface buffer area, and described processor is connected with the ide interface buffer area by another control mouth;
Described FLASH buffer area also comprises two fully independently control mouths;
One of them control mouth that described Flash interface control logic passes through the FLASH buffer area is connected with the FLASH buffer area, and described processor is connected with the FLASH buffer area by another control mouth.
Above-mentioned ide interface buffer area and FLASH buffer area are independently of one another.
At least two groups connect identical FLASH buffer area and Flash control interface logic.
Comprise read data register, write data register, error register in the above-mentioned IDE register, read the sector number register, write the sector number register, read the logic sector number register, write logic sector number register read cylinder number register, write the cylinder number register, read the cylinder number register, write the cylinder number register, reading head register, write head register, status register and command register.
A kind of method that realizes high speed flash controller buffer memory, its special character is: realize buffer memory comprise microcomputer IDE controller from flash controller reading of data process with write data procedures;
The described microcomputer IDE controller of going up specifically may further comprise the steps from flash controller reading of data process
A) according to the sector position that will read, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller;
B) go up microcomputer IDE controller and send out read command to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, and the ide interface steering logic enters next step after the position busy signal of IDE status register is set simultaneously;
C) the ide interface steering logic is sent out look-at-me to processor, and processor is resolved from sense command of ide interface buffer area and parameter initiation command thereof;
D) to be resolved to be read command to processor, and processor is write the FLASH buffer area to the physical address of the sector that will read, and processor is sent out trigger pip and given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive;
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, FLASH interface control logic sense data and be stored in the FLASH buffer area from the Nand Flash chip of appointment enters next step after running through data designated then;
F) the FLASH interface control logic writes the FLASH buffer area to this result who reads, and sends out look-at-me to processor simultaneously, and the data of telling processor to read have been put into the FLASH buffer area;
G) after processor receives look-at-me, data are read the ide interface buffer area from the FLASH buffer area, after data shifted and finish, processor was sent out trigger pip to the ide interface steering logic, tells ide interface steering logic DSR;
H) after the ide interface steering logic is received trigger pip, the position busy signal in the clear control register, upwards microcomputer IDE controller is sent out look-at-me simultaneously;
I) go up microcomputer IDE controller and receive look-at-me, beginning fetch equipment register is if microcomputer IDE controller reading of data on the DSR runs through this subcommand of end up to all data;
The described microcomputer IDE controller of going up writes data procedures from flash controller, specifically may further comprise the steps
A) according to the sector position that will write, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller;
B) go up microcomputer IDE controller and send out write order to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, enters next step after the ide interface steering logic is provided with IDE mode register data request position simultaneously;
C) going up microcomputer IDE controller sends data and is saved in the ide interface buffer area to flash controller by the ide interface steering logic, after last microcomputer IDE control sends data, the ide interface steering logic is provided with the position busy signal in the status register and the request signal that clears data, and the ide interface steering logic is sent out look-at-me to processor simultaneously;
D) after processor receives look-at-me, resolve from sense command of ide interface buffer area and parameter initiation command thereof, it is write order that processor is resolved to, processor is write the FLASH buffer area to the physical address of the sector that will write, data are read the FLASH buffer area from the ide interface buffer area, after data shifted and finish, processor was sent out trigger pip and is given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive;
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, the FLASH interface control logic is write the data in the FLASH buffer area in the fixed NandFlash chip then, enters next step after having write data designated;
F) the FLASH interface control logic writes the FLASH buffer area to the result phase of this write order, sends out look-at-me to processor simultaneously, and the data of telling processor to write have been write in the Nand Flash chip;
G) after processor receives look-at-me, read the status register that the result of this command execution writes from the FLASH buffer area, processor is sent out trigger pip to the ide interface steering logic simultaneously, tells ide interface steering logic data to write and finishes.
The read-write of above-mentioned data from the ide interface buffer area to the FLASH buffer area finished by processor or dma controller.
The invention has the advantages that: can realize the random address read-write, the efficient height of reading and writing data, and can share the storage data, promptly a storer is equipped with two cover address wire, data line and control lines, allow the simultaneously asynchronous storage unit access of two processors, promptly ide interface can the random access buffer unit, and the processor in the controller also can the random access buffer unit simultaneously, reach in flash controller flexible control, improve data transmission efficiency buffer memory.
Description of drawings
Fig. 1 is a schematic block circuit diagram of the present invention.
Embodiment
Referring to Fig. 1, a kind of dual port RAM is realized the structure of high speed flash controller buffer memory, comprise ide interface steering logic, IDE register, IDE buffer area, processor, Flash interface control logic, FLASH buffer area and FPGA peripheral circuit, wherein IDE register and IDE buffer area constitute an ide interface buffer area, and described ide interface buffer area comprises two fully independently control mouths; The ide interface steering logic is passed through one of them control mouth and is connected with the ide interface buffer area, and processor is connected with the ide interface buffer area by another control mouth; The FLASH buffer area also comprises two fully independently control mouths; The Flash interface control logic is connected with the FLASH buffer area by one of them control mouth of FLASH buffer area, described processor is connected with the FLASH buffer area by another control mouth, ide interface buffer area and FLASH buffer area are independently of one another, there are two groups to connect identical FLASH buffer area and Flash control interface logic, can expand many groups simultaneously and connect identical FLASH buffer area and Flash control interface logic.
Wherein, comprise in the IDE register read data register, write data register, error register, read the sector number register, write the sector number register, read the logic sector number register, write logic sector number register read cylinder number register, write the cylinder number register, read the cylinder number register, write the cylinder number register, reading head register, write head register, status register and command register.
At first flash controller is passive equipment in the course of the work, the flash controller power-on reset enters idle condition after finishing self check, communication between last microcomputer IDE controller and the flash controller is by last microcomputer IDE controller the IDE register of flash controller to be read and write to realize, when last microcomputer IDE controller will carry out data transmission, main frame at first sends command parameter to the IDE of flash controller register, send order to command register then, the execution of initiation command after flash controller receives orders.
Last microcomputer IDE controller is from flash controller reading of data process:
A) according to the sector position that will read, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller.
B) go up microcomputer IDE controller and send out read command to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, and the ide interface steering logic enters next step after the position busy signal of IDE status register is set simultaneously.
C) the ide interface steering logic is sent out look-at-me to processor, and processor is resolved from sense command of ide interface buffer area and parameter initiation command thereof.
D) to be resolved to be read command to processor, and processor is write the FLASH buffer area to the physical address of the sector that will read, and processor is sent out trigger pip and given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive.
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, FLASH interface control logic sense data and be stored in the FLASH buffer area from the Nand Flash chip of appointment enters next step after running through data designated then.
F) the FLASH interface control logic writes the FLASH buffer area to this result who reads, and sends out look-at-me to processor simultaneously, and the data of telling processor to read have been put into the FLASH buffer area.
G) after processor receives look-at-me, data are read the ide interface buffer area from the FLASH buffer area, after data shifted and finish, processor was sent out trigger pip to the ide interface steering logic, tells ide interface steering logic DSR.
H) after the ide interface steering logic is received trigger pip, the position busy signal in the clear control register, upwards microcomputer IDE controller is sent out look-at-me simultaneously.
I) go up microcomputer IDE controller and receive look-at-me, beginning fetch equipment register is if microcomputer IDE controller reading of data on the DSR runs through this subcommand of end up to all data.
Last microcomputer IDE controller writes data procedures from flash controller, specifically may further comprise the steps
A) according to the sector position that will write, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller.
B) go up microcomputer IDE controller and send out write order to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, enters next step after the ide interface steering logic is provided with IDE mode register data request position simultaneously.
C) going up microcomputer IDE controller sends data and is saved in the ide interface buffer area to flash controller by the ide interface steering logic, after last microcomputer IDE control sends data, the ide interface steering logic is provided with the position busy signal in the status register and the request signal that clears data, and the ide interface steering logic is sent out look-at-me to processor simultaneously.
D) after processor receives look-at-me, resolve from sense command of ide interface buffer area and parameter initiation command thereof, it is write order that processor is resolved to, processor is write the FLASH buffer area to the physical address of the sector that will write, data are read the FLASH buffer area from the ide interface buffer area, after data shifted and finish, processor was sent out trigger pip and is given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive.
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, the FLASH interface control logic is write the data in the FLASH buffer area in the fixed NandFlash chip then, enters next step after having write data designated.
F) the FLASH interface control logic writes the FLASH buffer area to the result phase of this write order, sends out look-at-me to processor simultaneously, and the data of telling processor to write have been write in the Nand Flash chip;
G) after processor receives look-at-me, read the status register that the result of this command execution writes from the FLASH buffer area, processor is sent out trigger pip to the ide interface steering logic simultaneously, tells ide interface steering logic data to write and finishes.
No datat transmission command implementation:
A) go up microcomputer IDE controller and send command parameter, the ide interface steering logic of flash controller receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller.
B) go up microcomputer IDE controller and send order to flash controller, the ide interface steering logic of flash controller writes the ide interface buffer area with command word.Simultaneously the ide interface steering logic enters next step after the position busy signal of IDE status register is set
C) the ide interface steering logic of flash controller is sent out look-at-me to processor, after processor receives look-at-me, resolves from sense command of ide interface buffer area and parameter initiation command thereof.
D) to be resolved to be the order of no datat transmission command to processor, and processor begins fill order, the result of command execution is put in the status register sends out trigger pip to the ide interface steering logic simultaneously.
E) after the ide interface steering logic is received trigger pip, the position busy signal in the clear control register, upwards microcomputer IDE controller is sent out look-at-me simultaneously.
F) go up microcomputer IDE controller and receive look-at-me, beginning fetch equipment register finishes this subcommand.
Claims (6)
1. the structure of a dual port RAM realization high speed flash controller buffer memory comprises ide interface steering logic, IDE register, IDE buffer area, processor, Flash interface control logic, FLASH buffer area and FPGA peripheral circuit, it is characterized in that:
Wherein IDE register and IDE buffer area constitute an ide interface buffer area, and described ide interface buffer area comprises two fully independently control mouths;
Described ide interface steering logic is passed through one of them control mouth and is connected with the ide interface buffer area, and described processor is connected with the ide interface buffer area by another control mouth;
Described FLASH buffer area also comprises two fully independently control mouths;
One of them control mouth that described Flash interface control logic passes through the FLASH buffer area is connected with the FLASH buffer area, and described processor is connected with the FLASH buffer area by another control mouth.
2. realize the structure of high speed flash controller buffer memory according to the described dual port RAM of claim 1, it is characterized in that: described ide interface buffer area and FLASH buffer area are independently of one another.
3. according to the structure of claim 1 or 2 arbitrary described dual port RAMs realization high speed flash controller buffer memorys, it is characterized in that: comprise that at least two groups connect identical FLASH buffer area and Flash control interface logic.
4. realize the structure of high speed flash controller buffer memory according to the described dual port RAM of claim 3, it is characterized in that: comprise read data register, write data register, error register in the described IDE register, read the sector number register, write the sector number register, read the logic sector number register, write logic sector number register read cylinder number register, write the cylinder number register, read the cylinder number register, write the cylinder number register, reading head register, write head register, status register and command register.
5. a structure of using claim 1 buffer memory realizes the method for high speed flash controller buffer memory, it is characterized in that: realize buffer memory comprise microcomputer IDE controller from flash controller reading of data process with write data procedures;
The described microcomputer IDE controller of going up specifically may further comprise the steps from flash controller reading of data process
A) according to the sector position that will read, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller;
B) go up microcomputer IDE controller and send out read command to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, and the ide interface steering logic enters next step after the position busy signal of IDE status register is set simultaneously;
C) the ide interface steering logic is sent out look-at-me to processor, and processor is resolved from sense command of ide interface buffer area and parameter initiation command thereof;
D) to be resolved to be read command to processor, and processor is write the FLASH buffer area to the physical address of the sector that will read, and processor is sent out trigger pip and given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive;
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, FLASH interface control logic sense data and be stored in the FLASH buffer area from the Nand Flash chip of appointment enters next step after running through data designated then;
F) the FLASH interface control logic writes the FLASH buffer area to this result who reads, and sends out look-at-me to processor simultaneously, and the data of telling processor to read have been put into the FLASH buffer area;
G) after processor receives look-at-me, data are read the ide interface buffer area from the FLASH buffer area, after data shifted and finish, processor was sent out trigger pip to the ide interface steering logic, tells ide interface steering logic DSR;
H) after the ide interface steering logic is received trigger pip, the position busy signal in the clear control register, upwards microcomputer IDE controller is sent out look-at-me simultaneously;
I) go up microcomputer IDE controller and receive look-at-me, beginning fetch equipment register is if microcomputer IDE controller reading of data on the DSR runs through this subcommand of end up to all data;
The described microcomputer IDE controller of going up writes data procedures from flash controller, specifically may further comprise the steps
A) according to the sector position that will write, last microcomputer IDE controller sends command parameter, and the ide interface steering logic receives data and leaves the ide interface buffer area in, enters next step behind the equipment READY signal location 1 of last microcomputer IDE controller wait flash controller;
B) go up microcomputer IDE controller and send out write order to flash controller, the ide interface steering logic writes the ide interface buffer area with command word, enters next step after the ide interface steering logic is provided with IDE mode register data request position simultaneously;
C) going up microcomputer IDE controller sends data and is saved in the ide interface buffer area to flash controller by the ide interface steering logic, after last microcomputer IDE control sends data, the ide interface steering logic is provided with the position busy signal in the status register and the request signal that clears data, and the ide interface steering logic is sent out look-at-me to processor simultaneously;
D) after processor receives look-at-me, resolve from sense command of ide interface buffer area and parameter initiation command thereof, it is write order that processor is resolved to, processor is write the FLASH buffer area to the physical address of the sector that will write, data are read the FLASH buffer area from the ide interface buffer area, after data shifted and finish, processor was sent out trigger pip and is given the FLASH interface control logic simultaneously, and notice FLASH interface control logic has order to arrive;
E) the FLASH interface control logic is received trigger pip, from sense command of FLASH buffer area and parameter thereof, resolve command, the FLASH interface control logic is write the data in the FLASH buffer area in the fixed NandFlash chip then, enters next step after having write data designated;
F) the FLASH interface control logic writes the FLASH buffer area to the result phase of this write order, sends out look-at-me to processor simultaneously, and the data of telling processor to write have been write in the Nand Flash chip;
G) after processor receives look-at-me, read the status register that the result of this command execution writes from the FLASH buffer area, processor is sent out trigger pip to the ide interface steering logic simultaneously, tells ide interface steering logic data to write and finishes.
6. according to the method for the described realization high speed of claim 5 flash controller buffer memory, it is characterized in that: the read-write of described data from the ide interface buffer area to the FLASH buffer area finished by processor or dma controller.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810150250A CN101620581A (en) | 2008-07-03 | 2008-07-03 | Structure of double-port RAM for realizing flash memory controller cache and method for realizing same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810150250A CN101620581A (en) | 2008-07-03 | 2008-07-03 | Structure of double-port RAM for realizing flash memory controller cache and method for realizing same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101620581A true CN101620581A (en) | 2010-01-06 |
Family
ID=41513827
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810150250A Pending CN101620581A (en) | 2008-07-03 | 2008-07-03 | Structure of double-port RAM for realizing flash memory controller cache and method for realizing same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101620581A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN103186485A (en) * | 2011-12-29 | 2013-07-03 | 青岛海尔软件有限公司 | Universal USB (Universal Serial Bus)-to-serial equipment control method |
| CN104407992A (en) * | 2014-12-17 | 2015-03-11 | 中国人民解放军国防科学技术大学 | Four-port memory based on dual-port RA (register array) |
| CN104951412A (en) * | 2015-06-06 | 2015-09-30 | 华为技术有限公司 | Storage device capable of being accessed through memory bus |
| CN104156331B (en) * | 2014-07-21 | 2017-01-11 | 中国电子科技集团公司第四十一研究所 | High-speed data rate matching method based on dual-port RAM (random access memory) of FPGA (field programmable gate array) |
| CN106814974A (en) * | 2017-01-18 | 2017-06-09 | 建荣半导体（深圳）有限公司 | A kind of configuration information caching method, device, main control chip and storage system |
| WO2020056622A1 (en) * | 2018-09-19 | 2020-03-26 | 深圳市汇顶科技股份有限公司 | Method for reading image check coefficient, flash memory controller, system and storage medium |
-
2008
- 2008-07-03 CN CN200810150250A patent/CN101620581A/en active Pending
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103186485A (en) * | 2011-12-29 | 2013-07-03 | 青岛海尔软件有限公司 | Universal USB (Universal Serial Bus)-to-serial equipment control method |
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN103136136B (en) * | 2012-11-23 | 2015-05-13 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN104156331B (en) * | 2014-07-21 | 2017-01-11 | 中国电子科技集团公司第四十一研究所 | High-speed data rate matching method based on dual-port RAM (random access memory) of FPGA (field programmable gate array) |
| CN104407992A (en) * | 2014-12-17 | 2015-03-11 | 中国人民解放军国防科学技术大学 | Four-port memory based on dual-port RA (register array) |
| CN104407992B (en) * | 2014-12-17 | 2017-04-05 | 中国人民解放军国防科学技术大学 | A kind of four port stores based on dual ported register array |
| CN104951412A (en) * | 2015-06-06 | 2015-09-30 | 华为技术有限公司 | Storage device capable of being accessed through memory bus |
| WO2016197600A1 (en) * | 2015-06-06 | 2016-12-15 | 华为技术有限公司 | Storage apparatus accessed via memory bus |
| CN104951412B (en) * | 2015-06-06 | 2018-01-02 | 华为技术有限公司 | A kind of storage device accessed by rambus |
| US10489320B2 (en) | 2015-06-06 | 2019-11-26 | Huawei Technologies Co., Ltd. | Storage apparatus accessed by using memory bus |
| CN106814974A (en) * | 2017-01-18 | 2017-06-09 | 建荣半导体（深圳）有限公司 | A kind of configuration information caching method, device, main control chip and storage system |
| WO2020056622A1 (en) * | 2018-09-19 | 2020-03-26 | 深圳市汇顶科技股份有限公司 | Method for reading image check coefficient, flash memory controller, system and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5927263B2 (en) | Method and memory for communication between host computer system and memory | |
| JP5073667B2 (en) | Portable data storage device using SLC and MLC flash memory | |
| EP1488323B1 (en) | Memory system with burst length shorter than prefetch length | |
| KR100673013B1 (en) | Memory controller and data processing system with the same | |
| CN101620581A (en) | Structure of double-port RAM for realizing flash memory controller cache and method for realizing same | |
| CN102096647A (en) | Multi-chip memory system and related data transfer method | |
| US6425044B1 (en) | Apparatus for providing fast memory decode using a bank conflict table | |
| CN103714026B (en) | A kind of memory access method supporting former address data exchange and device | |
| CN104991737B (en) | A kind of hard disk implementation method based on storage card array architecture | |
| CN101436171B (en) | Modular communication control system | |
| CN102591783A (en) | Programmable memory controller | |
| CN101504632B (en) | DMA data transmission method and system, DMA controller | |
| JP2008009817A (en) | Semiconductor device and data transfer method | |
| CN201218944Y (en) | Structure for implementing flash memory controller caching by double-port RAM | |
| CN107329720A (en) | A kind of radar image based on ZYNQ shows acceleration system | |
| CN105320462A (en) | Data access method for solid state driver | |
| CN104238957B (en) | SPI controller, SPI flash memory and its access method and access control method | |
| CN101515221A (en) | Method, device and system for reading data | |
| CN101421705A (en) | Multi media card with high storage capacity | |
| CN105573947B (en) | A kind of SD/MMC card control methods based on APB buses | |
| CN101430739A (en) | System and method for parameter collocation of integrated chip | |
| US20090138673A1 (en) | Internal memory mapped external memory interface | |
| CN202003346U (en) | Multi-channel not-and (NAND) flash controller | |
| US7345914B2 (en) | Use of flash memory blocks outside of the main flash memory array | |
| CN109726149B (en) | Method and device for accessing NAND FLASH through AXI bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20100106 |