CN101610570B - Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier - Google Patents

Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier Download PDF

Info

Publication number
CN101610570B
CN101610570B CN 200910062833 CN200910062833A CN101610570B CN 101610570 B CN101610570 B CN 101610570B CN 200910062833 CN200910062833 CN 200910062833 CN 200910062833 A CN200910062833 A CN 200910062833A CN 101610570 B CN101610570 B CN 101610570B
Authority
CN
China
Prior art keywords
switch
dual port
tower amplifier
signal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200910062833
Other languages
Chinese (zh)
Other versions
CN101610570A (en
Inventor
江书明
张雁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Fingu Electronic Technology Co Ltd
Original Assignee
Wuhan Fingu Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Fingu Electronic Technology Co Ltd filed Critical Wuhan Fingu Electronic Technology Co Ltd
Priority to CN 200910062833 priority Critical patent/CN101610570B/en
Publication of CN101610570A publication Critical patent/CN101610570A/en
Application granted granted Critical
Publication of CN101610570B publication Critical patent/CN101610570B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses a dual port AISG tower amplifier multiple speed adaptive communication method and device. The method includes the following steps: two communication channels of the dual port AISG tower amplifier are switched by controlling the timing of an analog switch; an access is locked and data receiving is completed in transmission process of start bits; and communication speed is determined and the data is analyzed and checked in the transmission process of stop bits. The invention also discloses a communication device corresponding to the communication method. By applying the communication method and device provided by the invention, not only duplex OOK communication of the tower amplifier can be realized, but also multiple communication speed can be adaptive with safety, reliability and wide applicability.

Description

The communication means of dual port AISG tower amplifier multiple speed adaptive and device
Technical field
The present invention relates to the communications field, particularly relate to the communication means and the device of dual port AISG tower amplifier multiple speed adaptive.
Background technology
Tower amplifier TMA is mounted in top of tower and abuts against a reception antenna low noise amplifier afterwards, before entering feeder line, received signal received signal can be amplified nearly 12dB, improve uplink signal quality, improve call reliability and speech quality, enlarge the sub-district area coverage simultaneously.
Binary system on off keying OOK (On-Off Keying, having another name called binary system amplitude-shift keying is 2ASK) is a special case of ASK modulation, and an amplitude is taken as 0, and another amplitude is non-0.It is the open and close of controlling sinusoidal carrier with unipolarity NRZ sequence.The appearance of this modulation system is also more Zao than analogue modulation system, and the wireless radio transmission of Morse sign indicating number just is to use this modulation system.Because the realization of this modulation system is simple, obtains extensive use in optical fiber telecommunications system.
Present AISG (Antenna Interface Standards Group, Antenna Interface Standards Group) two-way tower amplifier DTMA generally can only use BTS 0 (BTS:BaseTransceiver Station, base transceiver station) carries out single channel OOK communication, so require operating personnel circuit can not be connect anti-when in communication systems such as base station, using, the flexibility that causes operating reduces, and single channel OOK communication communicates by letter with two-way OOK and compares, and resource utilization is low.But, if directly the OOK signal of two-way is coupled, deliver to the modulation module, when BTS 0 or BTS 1 came signal, then two paths can transmit a signal to the another port simultaneously, thereby the another port is impacted; If use two cover modulation modules to receive the signal of BTS 0 and BTS 1 respectively, then can increase cost, influence economic benefit.
Micro-control unit MCU (Micro Controller Unit, claim one chip microcomputer Single Chip Microcomputer again), be meant appearance and development thereof along with large scale integrated circuit, CPU, RAM, ROM, timing number device and the multiple I/O interface of computer are integrated on a slice chip, form the computer of chip-scale, for doing various combination control in different application scenarios.
Two-way tower amplifier DTMA is not when determining external communication ports, MCU is in the situation of scanning that does not stop (switch of promptly controlling on the physical link constantly switches) and policing port, and outside base station BS that connects and tower amplifier TMA begin not contact, promptly separate, therefore base station BS may send data to TMA at any time, when TMA may arrive in the command information of base station, switch but switched in the another one port, and data just will inevitably be destroyed so.
Because there are some limitations in common single-chip microcomputer, for example:
(1) uncertainty of singlechip interruption time-delay:
1. the delay of MCU nuclear itself;
2. some command sequences can not be destroyed the delay that causes.
Therefore in the in use disconnected process rational order of priority must be set, and carry out particular processing, solve the erroneous judgement that causes by this uncertain time.
(2) single-chip microcomputer can't be finished following two actions in an instruction cycle:
1. determine that the Rx port does not detect significant level before this;
2. on off state is switched to the another port.
Therefore with switch from having before signal port switches to the another port, may miss useful signal.
(3) because only being set at one of rising edge or trailing edge, the present external interrupt of using triggers interruption, rising edge can not be set simultaneously and trailing edge all triggers interrupt routine, therefore need constantly change triggering mode, when changing the triggering mode instruction and carrying out (when changing triggering mode MCU self also have several instruction cycles can not catch), might upset just in time take place signal, will lead to errors.
In sum, the two-way OOK of tower amplifier communication is difficult to realize that can't adapt to multiple traffic rate, security reliability is relatively poor, causes applicability narrower in the prior art.
Summary of the invention
The objective of the invention is in order to overcome the deficiency of above-mentioned background technology, a kind of communication means and device of dual port AISG tower amplifier multiple speed adaptive are provided, make its two-way OOK that can realize tower amplifier communication, and can also adapt to multiple traffic rate, safe and reliable, applicability is wide.
The communication means of dual port AISG tower amplifier multiple speed adaptive provided by the invention comprises the following steps: by controlling two communication channels that analog switch regularly switches dual port AISG tower amplifier; Locking path and finish the reception of data in the transmission course of start bit; In stop bits, determine traffic rate and data are resolved and verification.
In technique scheme, adopt micro-control unit MCU control single-pole double throw analog switch.
In technique scheme, the selection standard in the time interval that described timing is switched is: the 7.5 bit data transmission times with the flank speed in the described multiple speed are the time interval that described timing is switched.
In technique scheme, described communication channel be the OOK modulation signal of outside port to the physical path between the OOK modulation module, described OOK modulation signal enters MCU via the pin of MCU after OOK modulation module is demodulated to the TTL signal.
In technique scheme, the pin of described MCU comprises: the Rx port of universal asynchronous reception/dispensing device UART module; The external pin of MCU external interrupt module; The pulse width measure module catch the input function pin.
In technique scheme, describedly switch the step that communication channel comprises that the switch switching timer is interrupted by control single-pole double throw analog switch: clear switch handoff sign, obtain current on off state; Read outside saltus step interrupt flag bit, when judgement produces significant level switch is not switched to another port, wait hardware is finished modulation; Judge whether current demand signal is significant level, if then withdraw from interruption; If not, then clear Rx receives the saltus step interrupt identification.
In technique scheme, after the step that described switch switching timer is interrupted, also comprise the step that the received signal saltus step is interrupted: when saltus step appears in signal on the prepass, entering interruption, clear interrupt flag bit; Lock current channel switch when detecting current input signal, close the switch switching timer, and remove the corresponding interrupt status sign of this timer for significant level; Change the down trigger condition.
In technique scheme, described change down trigger condition comprises the following steps: to change external interrupt trigger condition status register; Remove the interruption generation Status Flag of this interruption; When determining that current demand signal is inactive level, set interrupts taking place Status Flag.
In technique scheme, described verification comprises: banner word verification, end word verification and frame data CRC CRC.
Corresponding above-mentioned communication means, the present invention also provides a kind of communicator of dual port AISG tower amplifier multiple speed adaptive, comprising: the channel switch unit: two communication channels that are used for regularly switching by the control analog switch dual port AISG tower amplifier; Locking receiving element: be used at the transmission course of start bit locking path and finish the reception of data; Resolve verification unit: be used for resolving and verification at the definite traffic rate of stop bits and to data.
The present invention is by software control single-pole double throw analog switch, constantly switch communication channel, promptly two outside ports are to the connection of OOK modulation module, introduce MCU through the Transistor-Transistor Logic level signal after the demodulation by the pin of MCU, MCU analyzes the pin effective information that captures then, can adopt low level is the sign that signal is arranged, confirm reliable after locking switch changeover program again, start the time prize procedure that pin changes simultaneously, begin the level data stream of base station commands is resolved, wait order to harvest after, according to specific method incomplete data is repaired again, restore the order that the base station issues, thereby make corresponding response.
When the AISG tower amplifier works on power, constantly switch the 2.176MHz debug signal to the physical link the OOK modulation module by CPU control analog switch, signal is delivered to the MCU control module after demodulation, thereby identification and locking base station are from BTS 0 or BTS 1 carries out OOK communication, start the level duration measurement mechanism to entire stream then, frame data are received the back and are analyzed and responded by software.Because the independence between switch switching and the communications command, its process will inevitably cause the destruction of communications command integrality.The present invention only increases the little hardware cost on this hardware foundation, a slice single-pole double throw analog switch only, characteristics at the AISG signal of communication, utilizing common MCU to be implemented in the signal of any one traffic rate that is switched by switch on the physical link by software can both be by the reception of entirely accurate, evade and solved the problem of in realization, bringing, guarantee safe and reliable and realizability by the limitation of common single-chip microcomputer.Therefore, use communication means provided by the invention and device, not only can realize the two-way OOK communication of tower amplifier, and can also adapt to multiple traffic rate, safe and reliable, applicability is wide.
Description of drawings
Fig. 1 is the flow chart of steps of communication means of the present invention;
Fig. 2 is the structural representation of communicator of the present invention;
Fig. 3 wherein is the single-pole double throw analog switch that uses among the present invention for the structural representation of tower amplifier switch switching correlation function module of the present invention in the oval frame;
Fig. 4 is the flow chart of steps of software processes in the DRP data reception process of the present invention;
Fig. 5 is the flow chart of steps of switch switching timer interrupt routine of the present invention;
Fig. 6 is the flow chart of steps of the external interrupt program of Rx transition detection of the present invention;
Fig. 7 is the flow chart of steps of reversible outer down trigger condition of the present invention;
Fig. 8 is the relation contrast diagram of modulation signal of the present invention and switch changeover program,
Wherein listed 9 kinds of switches and switched the location drawing with respect to transmission signals, the intrinsic variation of switch changeover program when not having signal is only represented in the variation of on off state, high level in the state is defined as the end that switch switches to signal herein, the description that 4 numerals that identify in each state are the back makes marks.
Embodiment
The present invention is described in further detail below in conjunction with drawings and Examples, but this embodiment should not be construed as limitation of the present invention.
The embodiment of the invention provides a kind of communication means of dual port AISG tower amplifier multiple speed adaptive, and referring to shown in Figure 1, this communication means comprises the following steps:
S1: cross all and control two communication channels that analog switch regularly switches dual port AISG tower amplifier;
S2: locking path and finish the reception of data in the transmission course of start bit;
S3: in stop bits, determine traffic rate and data are resolved and verification.
Wherein, adopt micro-control unit MCU control analog switch among the step S1, this analog switch is a single-pole double-throw switch (SPDT), with 7.5 bit data transmission times of the flank speed in the described multiple speed be the time interval that described timing is switched.Communication channel be the OOK modulation signal of outside port to the physical path between the OOK modulation module, the OOK modulation signal enters MCU via the pin of MCU after OOK modulation module is demodulated to the TTL signal.Above-mentionedly switch the step that communication channel comprises that the switch switching timer is interrupted by control single-pole double throw analog switch: clear switch handoff sign, obtain current on off state; Read outside saltus step interrupt flag bit, when judgement produces significant level switch is not switched to another port, wait hardware is finished modulation; Judge whether current demand signal is significant level, if then withdraw from interruption; If not, then clear Rx receives the saltus step interrupt identification.
Also comprise the step that the received signal saltus step is interrupted among the step S2: when saltus step appears in signal on the prepass, entering interruption, clear interrupt flag bit; Lock current channel switch when detecting current input signal, close the switch switching timer, and remove the corresponding interrupt status sign of this timer for significant level; Change the down trigger condition.Change the down trigger condition and comprise the following steps: to change external interrupt trigger condition status register; Remove the interruption generation Status Flag of this interruption; When determining that current demand signal is inactive level, set interrupts taking place Status Flag.
Verification described in the step S3 comprises: banner word verification, end word verification and frame data CRC CRC (Cyclical Redundancy Check).
The embodiment of the invention also provides the communicator of the corresponding dual port AISG tower amplifier multiple speed adaptive of a kind of and above-mentioned communication means, participate in shown in Figure 2ly, this communicator comprises: the channel switch unit: two communication channels that are used for regularly switching by the control analog switch dual port AISG tower amplifier; Locking receiving element: be used at the transmission course of start bit locking path and finish the reception of data; Resolve verification unit: be used for resolving and verification at the definite traffic rate of stop bits and to data.
Communication means and the device that the embodiment of the invention is provided is described in detail below.
The rule of communication of tower amplifier TMA is deferred to AISG (Antenna InterfaceStandards Group, Antenna Interface Standards Group) agreement, data link layer is wherein used the HDLC agreement, HDLC (High-Level Data Link Control, High-Level Data Link Control) be one at Synchronization Network transmitting data, bit-oriented data link layer protocol, it is that exploitation forms according to SDLC (the Synchronous DataLink Control) protocol extension of IBM Corporation by the ISO of International Standards Organization.The AISG agreement has been stipulated three kinds of traffic rate: 9.6Kbit/s, 38.4Kbit/s, 115.2Kbit/s simultaneously.Under this communication format, all command frames are by 0x7e (hexadecimal) starting and ending.The embodiment of the invention is in conjunction with these characteristics, and rational switch switching time is set, and guarantees just communication link to be locked in the transport process of start bit 0x7e, thereby obtain complete effective information under the situation of three kinds of any one rate communications.
Tower amplifier TMA switch switches the structured flowchart of correlation function module referring to shown in Figure 3, the embodiment of the invention is by MCU control unit control single-pole double throw analog switch (part among the figure in the oval frame), and the OOK modulation signal that constantly switches outside port is to the physical path between the OOK modulation module.This analog switch has switch speed faster, and can not cause that low level that the modulation module demodulates moment passes to the MCU control unit and causes erroneous judgement because of switch switches in handoff procedure.The OOK modulation signal is demodulated to TTL (transistor-transistor logic integrated circuit through OOK modulation module, Transistor-Transistor Logic) behind the signal, guide to 3 pins of MCU in the lump: the Rx port of a UART (UniversalAsynchronous Receiver/Transmitter, universal asynchronous reception/dispensing device) module; The external pin of a MCU external interrupt module; A pulse width measure unit catch the input function pin.Wherein: the Rx port of UART module was configured to common I/O input port before the switch non-locking, so that judge the current level value of the TTL signal of input by reading this pin in software.Select for use another purpose of this port to be: if this product is under the situation that does not need both sides to communicate by letter simultaneously, promptly all only can carry out AISG communication by a port at every turn, can be after switch locks onto an end of signal, enable the UART modular program of MCU itself, to save the expense of MCU in the switch switching part.When finding that external signal changes, the external pin of MCU external interrupt module can be handled apace, and pulse width measure elements capture input function pin is used for measuring the level length of communication data signal.
On above-mentioned hardware foundation, referring to shown in Figure 4, the concrete steps of embodiment of the invention communication means are as follows:
S101: software initialization.
S102: the timing switching analoging switch, the detecting initial conditions forward step S103 to when having detected signal, continue execution in step S102 when detecting no signal.
S103: prepass is worked as in locking.
S104: waiting signal becomes high level.
Producing in the rising edge saltus step among the step S104 and have no progeny, referring to S304 among Fig. 6 and S306, is time-delay secondary judgment processing here equally, and purpose is to obtain reliable high level.
S105: log-on data collection mechanism: 1. write down the data flow 01 of gathering previously; 2. start pulse-width modulation PWM incoming timing device; 3. open the postamble monitor timer: it is 1042uS that length of timer is set.Because the communication format of native system is 1 low level start bit, the stop bits of 1 high level, 8 data bit.10 positions of getting the slowest traffic rate 9.6Kbit/s here are long for detecting the sign of postamble.The pulse width measure unit whenever captures a saltus step this timer that just resets.
S106: the width value of recording occurring continuously high-low level is to buffering area.
S107: judge whether end of transmission of detection signal, if then forward step S108 to; If not, then forward step S106 to.
S106 and S107 finish the reception to entire stream, only write down the sequential value of whole pulsewidth here, enter S108 after a frame harvests.
S108: finish data parsing and verification: 1. according to the 8th definite traffic rate among the 0x7e of trail byte; 2. remove the accidental mistake level that produces in the transmission course, parse complete data frame; 3. signal starting and ending byte 0x7e verification, data CRC check.
S109: receive, according to order passback message.
After frame data receive, carry out following processing by the MCU control unit:
1. analysis judgment is carried out in initial damaged position;
2. determine current traffic rate according to the 8th the low level length of stop bits 0x7e, and the reference of judging as data;
3. to the reducing of entire stream, thereby obtain the command information that NodeB sends, and make correct response.
So far frame data are resolved and are finished, and get final product by UART module passback response.If switch no longer needs to switch, can start the receiving function of UART module.If following frame data may receive from the another port, re-execute above-mentioned functions and get final product.
Software initialization among the above-mentioned steps S101 comprises: 1. 3 port functions that link to each other with input signal are configured: one is configured to common I/O input port, can determine the current level value of signal after the demodulation by reading this pin; One is configured to the external interrupt capturing function, and it is set, and to interrupt trigger condition be that trailing edge triggers that (can see according to the actual signal among Fig. 8: the signal that demodulates is a high level when not ordering on the passage, so to signal judgment being arranged, therefore select trailing edge to trigger here and interrupt here) according to being low level; One is configured to PWM input capture pattern.If MCU allows the 3rd pin can be multiplexing with two of fronts,, also can save a pin because it does not use simultaneously.2. analog switch switching time is set is 65.1uS (the 7.5 bit data transmission times when selecting corresponding traffic rate to be 115.2Kbit/s here; The 2.5 bit data transmission times when corresponding 38.4Kbit/s communicates by letter; In the 0.625 bit data transmission time when corresponding 9.6Kbit/s communicates by letter, also can see this corresponding relation among Fig. 8).3. init state variable, (the switch switching timer interrupts interrupting being set to identical priority with signal level detection in the interrupt priority level configuration, here because the interrupt vector address of switch switching timer is higher than the vector address of signal level detection external interrupt, therefore when two interruptions produce simultaneously, carrying out the switch switching timer earlier interrupts), the starting switch switching timer is interrupted beginning.
The specific implementation that switch switching timer among the above-mentioned steps S102 is interrupted is referring to shown in Figure 5, the execution following steps of having no progeny in entering:
S201: clear switch handoff sign.
S202: obtain current on off state and decide this how to overturn.
S203: judge that whether current Rx port has saltus step to produce, if having, then withdraws from interruption; If no, then forward step S204 to.
Here at the eve of switch motion, judge whether have low level to produce before this by reading outside saltus step interrupt flag bit.The purpose of doing like this is to arrive after the switch switching timer interrupts producing before this statement judgement, if monitor the signal initial conditions, just withdraws from interruption with locking switch, thereby avoids switching to again because of switch the port obliterated data of no signal.
S204: switch is switched to another port, and wait hardware is finished modulation (according to the demodulation time set stand-by period of modulation module, all being that switch switches the back generation to guarantee the signal that after this detects) here.
S205: whether the signal of judging current Rx port is low level, if be that switch switches the back and produced low level signal with regard to explanation, withdraws from interruption at once; If not, then forward step S206 to.
S206: withdraw from interruption after clear Rx receives the saltus step interrupt flag bit.
If to there being low level signal to produce the S205 step, step S206 will remove this sign from S203, promptly all ignore in the low level that detects of step S204 execution time/eve/back generation at a moment.Since this software setting suitable switch switching time (criticality only can take place once), even step S206 has removed situation about should not remove, be bound to when switching back the passage that signal is arranged again next time lock.
The specific implementation that received signal saltus step among the above-mentioned steps S102 is interrupted when occurring the trailing edge saltus step on the passage, enters this interruption referring to shown in Figure 6, carries out following steps:
S301: clear interrupt identification.
S302: still be low level (be defined as: system is in state 1) here if detect the input signal of current Rx port pinout, then forward step S303 to; If be high level, then forward step S304 to.Enter interruption itself and detected low level with regard to explanation, here detecting input signal once more is low level, the secondary that is equivalent to delay time judges because therefrom break probably there is the time of 0.5uS-2uS when occurring to current detection, can prevent the abnormal pulsers in the locking system like this.
S303: 1. locking channel switch: close the switch switching timer, and remove the corresponding interrupt status sign of this timer (if after detecting low level to before this, the switch switching timer also just produces interrupts, node 1 as the ST_12 among Fig. 8 takes place, the switch switching timer that can cancel the back by this step is interrupted, with the locking signal passage).2. put and indicate state 2, illustrate that switch is locked onto the passage of signal, and prepare for next step judgement.3. changing the down trigger condition is that (node 1 of 38.4Kbit/s corresponding states ST_21 as can be seen among Fig. 8 in the rising edge saltus step, the detected low level of MCU is not the initiating terminal of signal but switch switches back signal low level midway, just begin to start the pulse width measure unit so after the switch locking, monitor high level more here), forward step S306 then to.
S304: if detect the input signal of current Rx port pinout is high level (be defined as here: system is in state 2), then forwards step S305 to; If not, then withdraw from interruption.
S305: 1. write down bit stream 01 to data buffering; 2. initialization and start the pulse width measure unit; 3. detect timer after starting the frame data end of transmission.
S306: if detect the input signal of current Rx port pinout is high level, then forwards step S305 to; If not, then withdraw from interruption.
The specific implementation that changes the down trigger condition among the above-mentioned steps S303 is referring to shown in Figure 7, and the down trigger condition is as follows from the process that trailing edge is turned to rising edge:
S401: change external interrupt trigger condition state.
S402: the interruption generation Status Flag of removing this interruption.
This step purpose is to remove the interruption that produces in the S401 implementation, promptly prevents it is to cause interrupting status register set takes place because of S401 carries out trigger condition in the past, thereby influences the Data Receiving of back.
S403: whether the signal of judging current Rx port is high level, if then forward step S404 to; If not, end process then.
S404: the interruption generation Status Flag that set should be interrupted, interrupt so that produce a rising edge, guarantee that promptly software can in time trigger once interruption.
Above-mentioned steps S401 to S404 can realize seamless change external interrupt trigger condition, and is reliable to guarantee software.If define high level at first is useful signal, can realize that in like manner the down trigger condition rises the edge from falling along being turned to down.
Finish being implemented as follows of data parsing and verification among the above-mentioned steps S108:
1. determine traffic rate: the data 0x7e from Fig. 8 wherein comprises a low level that the position is long as can be seen, here to the standard (9.6k/38.4k/115.2k is corresponding 104uS/26uS/8.7uS respectively) of the 8th low level width among the data tail 0x7e as speed.
2. remove the accidental pulse in the signal: 1/5 of the not enough present rate bit wide of the width of the number of winning the confidence is here thought unusual hot-tempered sound, signal reduction: the binary data bit stream that at first parses signal, here the bit wide that sampling is obtained can obtain the level value that current bit wide contains several successive than last rheme benchmark, according to said method can obtain whole bit stream from the beginning to the end; Converting data streams is the frame byte data then, resolve one by one forward from the 8th low level of data tail 0x7e here, and the start bit and the stop bits of each data of verification one by one, can obtain all data except that start byte 0x7e.The reason of resolving before the data Caudad is above: can know it is the 8th of postamble character 0x7e accurately by first low level of data tail, and resolve owing to do not know start bit at which from the front, just need repeatedly to sound out, thereby influence resolution speed.
3. banner word and finish word verification, frame data CRC check:, be this one of situation in two so require the verification start byte here because according to the method for present embodiment, start byte only can be " 011111101 " or " 01 ".CRC check is according to the HDLC agreement data except that the 0x7e of starting and ending position to be carried out verification, utilize the principle of division and remainder to make error detection (Error Detecting), dispensing device calculates crc value and together sends to receiving system with data during practical application, receiving system recomputates CRC to the data of receiving, and compare with the CRC that receives, if two crc value differences illustrate that then mistake appears in data communication.The form of a concrete HDLC frame is as shown in table 1.
Sign The address Control Information Field bus control system FCS Sign
0x7E Binary address Control bit Variable-length CRC CRC 0x7E
Table 1
Respectively the various situations among Fig. 8 are analyzed the result who obtains after treatment below, with the reliability of checking and explanation present embodiment, concrete outcome is as shown in table 2.
Figure G200910062833XD00141
Table 2
Switch and signal variation superposed part takes place simultaneously for both among Fig. 8, and switch at the eve action definition that signal changes is: have time enough to detect signal after the switch motion.Detect signal if having insufficient time to, the processing of this software just is equal to and both simultaneous limiting case.
Obviously, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, if of the present invention these are revised and modification belongs within the scope of claim of the present invention and equivalent technologies thereof, then the present invention also is intended to comprise these changes and modification interior.
The content that is not described in detail in this specification belongs to this area professional and technical personnel's known prior art.

Claims (10)

1. the communication means of dual port AISG tower amplifier multiple speed adaptive, it is characterized in that: this method step is as follows:
Regularly switch two communication channels of dual port AISG tower amplifier by the control analog switch;
Locking path and finish the reception of data in the transmission course of start bit;
In stop bits, determine traffic rate and data are resolved and verification.
2. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 1 is characterized in that: adopt micro-control unit MCU control analog switch, described analog switch is a single-pole double-throw switch (SPDT).
3. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 1 is characterized in that: the selection standard in the time interval that described timing is switched is: the 7.5 bit data transmission times with the flank speed in the described multiple speed are the time interval that described timing is switched.
4. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 3, it is characterized in that: described communication channel is that the binary system on off keying OOK modulation signal of outside port is to the physical path between the OOK modulation module, described binary system on off keying OOK modulation signal enters MCU via the pin of MCU after OOK modulation module is demodulated to transistor logic integrated circuit TTL signal.
5. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 4, it is characterized in that: the pin of described MCU comprises: the Rx port of universal asynchronous reception/dispensing device UART module; The external pin of MCU external interrupt module; The pulse width measure module catch the input function pin.
6. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 1 is characterized in that: comprise the step that the switch switching timer is interrupted in described two communication channel steps regularly switching dual port AISG tower amplifier by the control analog switch:
Clear switch handoff sign obtains current on off state;
Read outside saltus step interrupt flag bit, when judgement produces significant level switch is not switched to another port, wait hardware is finished modulation;
Judge whether current demand signal is significant level, if then withdraw from interruption; If not, then clear Rx receives the saltus step interrupt identification.
7. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 6 is characterized in that: after the step that described switch switching timer is interrupted, also will carry out the step that the received signal saltus step is interrupted:
When saltus step appears in signal on the prepass, entering interruption, clear interrupt flag bit;
Lock current channel switch when detecting current input signal, close the switch switching timer, and remove the corresponding interrupt status sign of this timer for significant level;
Change the down trigger condition.
8. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 7, it is characterized in that: described change down trigger condition comprises the following steps:
Change external interrupt trigger condition status register;
Remove the interruption generation Status Flag of this interruption;
When determining that current demand signal is inactive level, set interrupts taking place Status Flag.
9. the communication means of dual port AISG tower amplifier multiple speed adaptive as claimed in claim 1, it is characterized in that: described verification comprises: the banner word verification, finish word verification and frame data CRC CRC.
10. the communicator of dual port AISG tower amplifier multiple speed adaptive is characterized in that: comprising:
Channel switch unit: two communication channels that are used for regularly switching dual port AISG tower amplifier by the control analog switch;
Locking receiving element: be used at the transmission course of start bit locking path and finish the reception of data;
Resolve verification unit: be used for resolving and verification at the definite traffic rate of stop bits and to data.
CN 200910062833 2009-06-23 2009-06-23 Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier Active CN101610570B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910062833 CN101610570B (en) 2009-06-23 2009-06-23 Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910062833 CN101610570B (en) 2009-06-23 2009-06-23 Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier

Publications (2)

Publication Number Publication Date
CN101610570A CN101610570A (en) 2009-12-23
CN101610570B true CN101610570B (en) 2011-11-09

Family

ID=41484090

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910062833 Active CN101610570B (en) 2009-06-23 2009-06-23 Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier

Country Status (1)

Country Link
CN (1) CN101610570B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10090430B2 (en) 2014-05-27 2018-10-02 Sunpower Corporation System for manufacturing a shingled solar cell module
US11482639B2 (en) 2014-05-27 2022-10-25 Sunpower Corporation Shingled solar cell module
CN106160946B (en) * 2016-09-22 2019-03-29 广东电网有限责任公司电力科学研究院 A kind of UART means of communication and system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1945998A (en) * 2006-10-24 2007-04-11 武汉虹信通信技术有限责任公司 Tower top amplifier capable of regulating gain value
CN200956583Y (en) * 2006-08-16 2007-10-03 摩比天线技术(深圳)有限公司 WCDMA tower top amplifier
CN101068386A (en) * 2007-05-17 2007-11-07 华为技术有限公司 Base station system, tower top amplifier, base station and feeder line length measuring method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN200956583Y (en) * 2006-08-16 2007-10-03 摩比天线技术(深圳)有限公司 WCDMA tower top amplifier
CN1945998A (en) * 2006-10-24 2007-04-11 武汉虹信通信技术有限责任公司 Tower top amplifier capable of regulating gain value
CN101068386A (en) * 2007-05-17 2007-11-07 华为技术有限公司 Base station system, tower top amplifier, base station and feeder line length measuring method

Also Published As

Publication number Publication date
CN101610570A (en) 2009-12-23

Similar Documents

Publication Publication Date Title
US8552837B2 (en) Data transmission method and apparatus in RFID and remote sensor systems
CN103051414B (en) A kind of serial communication error correction and system
CN100396127C (en) Method and system for resetting radio zoom-out module
CN107317644B (en) A kind of frame-synchronizing device of compatible burst and continuous data
EP3163777A1 (en) Multi-channel synchronisation method, synchronisation device and system, and computer storage medium
CN101610570B (en) Communication method and device for adapting to multiple speeds for dual port AISG tower amplifier
CN101626334A (en) Method and device for controlling communication bus
CN103795520B (en) Method for real-time synchronization based on FPGA message
CN104317762A (en) Method for adaptively controlling transmitting and receiving directions of RS485 chip by aid of FPGA (field programmable gate array)
US20130234833A1 (en) Identification system
CN100473199C (en) Method of implementing alarm for power-off of base station
CN101446621A (en) Loop-back testing method and apparatus for ic
CN103107862B (en) Logical device and MDIO data transmission method for uplink thereof
CN103546229A (en) Serializer and Deserializer (Serdes) rate matching method and device
CN202160283U (en) Detection device for confirming whether clock of base station is synchronous
CN106100941B (en) Method and device based on communication reliability between distributed system test board
CN110719147B (en) High-reliability dual-computer hot standby data acquisition method based on LoRa
CN116578521A (en) Single-bus communication method, device, system and equipment
CN102402494B (en) Data processing method and device for 10 gigabit media independent interface (XGMII) and inter-chip bidirectional handshaking method
CN101764669A (en) CRC code check method in data receiving process
CN103702356A (en) TDD (time division duplexing) system-based fault diagnosis device
CN101989963B (en) Method, system and device for detecting baseband data transmission
CN115567368A (en) SerDes problem detection method, device and medium
US6317585B1 (en) Mobile satellite communication system with quick retransmission determination function
CN101072136B (en) Method, device and system for detecting internal channel fault of communication network element

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant