CN101577816A - Device and method supporting multichannel high definition video decoding - Google Patents

Device and method supporting multichannel high definition video decoding Download PDF

Info

Publication number
CN101577816A
CN101577816A CN 200910108009 CN200910108009A CN101577816A CN 101577816 A CN101577816 A CN 101577816A CN 200910108009 CN200910108009 CN 200910108009 CN 200910108009 A CN200910108009 A CN 200910108009A CN 101577816 A CN101577816 A CN 101577816A
Authority
CN
China
Prior art keywords
high definition
unit
decoding
audio
video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200910108009
Other languages
Chinese (zh)
Other versions
CN101577816B (en
Inventor
翟卫东
张雪林
唐李卉
罗勇
冯安斌
裴卫斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen ZTE Netview Technology Co Ltd
Original Assignee
Shenzhen ZTE Netview Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=41272577&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CN101577816(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Shenzhen ZTE Netview Technology Co Ltd filed Critical Shenzhen ZTE Netview Technology Co Ltd
Priority to CN 200910108009 priority Critical patent/CN101577816B/en
Publication of CN101577816A publication Critical patent/CN101577816A/en
Application granted granted Critical
Publication of CN101577816B publication Critical patent/CN101577816B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)

Abstract

The invention relates to a device and method supporting multichannel high definition video decoding. The device comprises a main processor unit, a switching network unit, a high definition decoding unit and a high definition interface unit; wherein the main processor unit is a processing system, audio and video data is transmitted to the high definition decoding unit by communication between the switching network unit and the high definition decoding unit, the high definition decoding unit decodes the audio and video data and outputs the decoded data to a display by the high definition interface unit. The device can distribute high definition audio and video data in large quantities efficiently and can realize multichannel simultaneous decoding on a plurality of high definition decoding units by the main processor unit and the switching network unit.

Description

A kind of apparatus and method of supporting multichannel high definition video decoding
Technical field
The present invention relates to the Network Video Surveillance field, relate in particular to a kind of apparatus and method of supporting multichannel high definition video decoding.
Background technology
Along with entire society improves constantly the requirement of public security environment, domestic various places start the upsurge of large-scale video monitoring projects such as building safe city, digital urban management.The common feature of this class video monitoring project is that the control point is many, the covering region is wide, memory requirement is high, and for satisfying this class demand, these projects all adopt the IP-based network video monitoring system as group-network construction.
At present the typical IP-based network video monitoring system of frequent of adopting as shown in Figure 1, it comprises analog video camera 11, encoding device 12, IP video camera 13, IP network 14, memory device 15, decoding device 16, monitor 17.Wherein, analog video camera 11 is realized the audio-video collection of front end control point, and output analog audio-video signal; Encoding device 12 is realized the digitlization and the compressed encoding of analog audio-video signal, and is packaged into suitable IP network data packets for transmission; IP video camera 13 realize the front end control points audio-video collection, finish digitlization and compressed encoding and be packaged into and be fit to the IP network data packets for transmission; IP network 14 realizes the transmission of IP packet, and it both can be a public network, also can be private network; Memory device 15 is realized the centralized stores of audio, video data; Decoding device 16 is realized the adaptive of the decoding of audio, video datas and display interface; Monitor 17 is realized the demonstration of monitoring image.
This shows, for setting up a network video monitor and control system, decoding device is indispensable network element, the function that it is realized is to obtain the audio and video data streams of compression from IP network, finish the decoding of audio frequency and video with synchronously, then decoded audio, video data is outputed to monitor and stereo set.
From implementation, existing decoding device has two kinds usually: first kind is based on the decoding device that industrial computer adds video card, second kind of decoding device that is based on embedded technology.
Comparatively speaking, first kind of mode adopts industrial computer, come down to implementation based on PC, developing instrument and resource that the advantage of this scheme is based on PC are very abundant, system development realizes that difficulty is little, is easy to realize friendly human-computer interaction interface, and shortcoming is because the invasion of virus or operating personnel's mistake deletion or misoperation, the less stable of system is difficult to guarantee continual operation in 24 hours.
The second way is based on the implementation of flush bonding processor and embedded OS, and the advantage of this scheme is that system high efficiency is stable, and shortcoming is the technical threshold height, and development difficulty is big.
Along with the high speed development of the video coding and decoding technology and the technology of semiconductor chips, video monitoring presents the trend in high Qinghua, mainly shows two aspects:
The first, aspect the front end video acquisition, the IP video camera that at present a lot of producers provide can be supported the pixel more than 1,000,000;
Second, on display device, the monitor that at present a lot of producers provide can be supported high definition resolution, when the monitoring image of original common resolution is shown to high-clear display, because image stretch can cause image detail unclear, simultaneously, along with the raising of various display device resolution, on a monitor, show that several monitored pictures also become possibility.
But, support that the decoding device of high definition is also very rare, become the bottleneck in the high Qinghua of network video monitor and control system, need to be resolved hurrily.
As in patent application CN200720082121.0 " video monitoring display server ", stress to introduce framework based on the decoding device of PC platform, in its described decoder module, there be not the support of explanation to high definition;
In patent application CN200610104030 " encoding terminal of IP based network, decoding terminal and encoding and decoding terminal ", stress to introduce decoding device and how from the IP network storage subsystem, to obtain data, and how to realize Ethernet electricity mouth and Ethernet light mouth simultaneously, wherein there be not the support of explanation to high definition yet.
Summary of the invention
Primary and foremost purpose of the present invention is to propose a kind of apparatus and method of novel video decode, and these apparatus and method can be supported the decoding of high definition compressed video, can export a plurality of video channels simultaneously.
Another object of the present invention is to provide a kind of apparatus and method of supporting multichannel high definition video decoding, and these apparatus and method are when supporting high definition video decoding, can show a plurality of monitored pictures on single video channel.
Based on this, the present invention is achieved in that
A kind of device of supporting multichannel high definition video decoding, it includes main processor unit, switch fabric unit, the high definition decoding unit, the high definition interface unit, main processor unit is as master control system, carry out communication by switch fabric unit and high definition decoding unit, audio, video data is transferred to the high definition decoding unit, the high definition decoding unit carries out decoding processing to audio, video data, and by the high definition interface unit, audio, video data is outputed to monitor, described high definition decoding unit, at least have one the road and be connected to main processor unit, each road high definition decoding unit all is connected with a high definition interface unit.This device can be distributed the high resolution audio and video data of big data quantity efficiently by main processor unit and switch fabric unit, decodes simultaneously in a plurality of high definition decoding units realization multichannels.
The device of described support multichannel high definition video decoding, also be provided with many screen processing, this unit is arranged between high definition decoding unit and the high definition interface unit, the decoded data of high definition decoding unit is transferred to many screen processing and handles, by the output of high definition interface unit, carry out many pictures and show then.High definition decoding unit for more than one tunnel outputs to many screen processing simultaneously, is finished the processing of many pictures by screen processing more than.
Described main processor unit is a processor system (adopting embedded processing systems usually), comprise processor, SDRAM, FLASH, clock, power supply, reset, network interface, this unit must provide two network interfaces, wherein, a network interface is external network interface, is used to connect external network, and its function is to obtain audio and video data streams from network, another network interface is used to connect switch fabric unit, and its function is that audio and video data streams is distributed to each high definition decoding unit by switch fabric unit.
Described switch fabric unit is meant Ethernet switching chip and peripheral circuit thereof, the ethernet switched network of this inside of cell formation, and it and external network are isolated, and its function is the exchanges data that realizes between main processor unit and the high definition decoding unit.
Described high definition decoding unit is realized the decoding of audio, video data, adopt dsp chip or the SOC chip of supporting high definition video decoding, this unit obtains audio and video data streams from switch fabric unit, finish decode operation, decoded data have two flow directions, a flow direction is to output to the high definition interface unit, and another flow direction is to output to many screen processing.
Described high definition interface unit is realized adaptive (as realizing adaptive to the HDMI interface of bt.1120 interface) of digital visual interface, and digital visual interface is to the conversion of analog video interface.
Described many screen processing are meant multi-channel video controller chip and peripheral circuit thereof, and its function is to obtain video data from each high definition decoding unit, finishes cutting, convergent-divergent and the splicing of image, synthesize a video output.
A kind of method of supporting multichannel high definition video decoding, this method may further comprise the steps:
A, main processor unit are obtained audio, video data,
B, main processor unit are transferred to the high definition decoding unit with audio, video data by switch fabric unit, carry out decoding processing by the high definition decoding unit,
C, high definition decoding unit are transferred to the high definition interface unit with the audio, video data of decoding, and the high definition interface unit is transferred to monitor with the audio, video data of described decoding and shows.
Described main processor unit is at first analyzed the IP packet (audio, video data) that is received, and according to the routing table of internal configurations, audio/video flow is distributed to each high definition decoding unit by switch fabric unit then.
Described high definition decoding unit carries out decode operation to the audio/video flow of input, and decoded audio, video data is outputed to the high definition interface unit, simultaneously, also exports a decoded audio, video data and gives many screen processing.
Beneficial effect of the present invention is:
First, adopt Ethernet switching chip to realize switch fabric unit, select the high definition decoding unit of the support varying number that the Ethernet switching chip of different ways just can be convenient, flexible for use, thereby support a plurality of decoding channels, can effectively reduce the cost of equipment by single device;
The second, by the demonstration of high definition decoding unit realization high definition monitor video image, can greatly improve the effect of monitoring.
And, in conjunction with many screen processing, realize that many pictures show, can on a display device, realize the demonstration of multi-path monitoring video image, effectively improve the service efficiency of display device.
Description of drawings
The networking diagram of Fig. 1 existing network video monitoring system,
The Organization Chart of the decoding device that Fig. 2 the present invention realizes,
The data flow diagram of the decoding device that Fig. 3 the present invention realizes,
The use scene graph of the decoding device that Fig. 4 the present invention realizes,
The Organization Chart of Fig. 54 passage high definition video decoding equipment,
The structure chart of Fig. 6 main processor unit,
The structure chart of Fig. 7 high definition decoding unit.
Embodiment
As shown in Figure 2, the present invention includes main processor unit 21, switch fabric unit 22, high definition decoding unit 23, high definition interface unit 24, many screen processing 25.
Main processor unit 21 is embedded processor systems, comprise flush bonding processor, SDRAM, FLASH, clock, power supply, reset, network interface, this unit must provide two network interfaces, wherein, a network interface is external network interface, is used to connect external network, and its function is to obtain audio and video data streams from network, another network interface is used to connect switch fabric unit 22, and its function is that audio and video data streams is distributed to each high definition decoding unit 23 by switch fabric unit 22.
Described switch fabric unit 22 is meant Ethernet switching chip and peripheral circuit thereof, the ethernet switched network of this inside of cell formation, it and external network are isolated, and its function is the exchanges data that realizes between main processor unit 21 and the high definition decoding unit 23.
Described high definition decoding unit 23 is realized the decoding of audio, video data, adopt dsp chip or the SOC chip of supporting high definition video decoding, this unit obtains audio and video data streams from switch fabric unit 22, finish decode operation, decoded data have two flow directions, a flow direction is to output to high definition interface unit 24, and another flow direction is to output to many screen processing 25.
Described high definition interface unit 24 is realized adaptive (as realizing adaptive to the HDMI interface of bt.1120 interface) of digital visual interfaces, and digital visual interface is to the conversion of analog video interface.
Described many screen processing 25 are meant multi-channel video controller chip and peripheral circuit thereof, and its function is to obtain video data from each high definition decoding unit, finishes cutting, convergent-divergent and the splicing of image, synthesize a video output.
Shown in Figure 3, from data flow, described decoding device relates to two kinds of data flow, is respectively video flowing and control flows, (represents video flowing with solid line among the figure, dots control flows) as shown in Figure 3.
Video flowing is from external IP network access arrangement, at first analyze by 31 pairs of IP packets of main processor unit, then according to the routing table of internal configurations, video flowing is distributed to each high definition decoding unit 33 by switch fabric unit 32, the video flowing of 33 pairs of inputs of each high definition decoding unit carries out decode operation, and decoded video data outputed to high definition interface unit 34, simultaneously, also export a decoded video data and give many screen processing 35, the decoded video data that many screen processing 35 receive from each high definition decoding unit 33, finish the cutting of image, convergent-divergent and splicing output to high definition interface unit 34 then.
The center of control flows is a main processor unit 31, this unit is according to control logic that has configured or the control and management order that receives from the external IP network, various control commands are distributed to each high definition decoding unit 33, many screen processing 35 and high definition interface unit 34, realize various control operations them.For control command, because data volume is smaller, both can be by switch fabric unit 32 distributions, also can transmit by other slow path, for example, for many screen processing 35, according to the selection of concrete chip, can realize the transmission of control command by buses such as I2C.
Shown in Figure 4, the application scenarios of described support multichannel high definition video decoding equipment as shown in Figure 4.Described decoding device 42 externally connects IP network 41, obtains audio and video data streams, after finishing decode operation and many pictures and handling, output to a plurality of high definition monitors 43, realize the demonstration of multi-path high-definition monitor video, simultaneously, also export 1 road video to high definition monitor 44, realize that many pictures show.High definition monitor 43 and high definition monitor 44 can be same monitors, are the content displayed difference, and high definition monitor 43 shows single channel high definition monitor videos, and high definition monitor 44 shows the multi-path high-definition monitor video by the mode of many pictures.
Be example with one 4 passage high definition video decoding equipment below, the specific embodiment of the present invention is described.
Shown in Figure 5 is the Organization Chart of 4 passage high definition video decoding equipment.
In order to realize the monitoring of 4 passage HD videos, described high definition video decoding equipment comprises 53,5 high definition interface units of 52,4 high definition decoding units of 51,1 switch fabric unit of 1 main processor unit screen processing 55 more than 54,1.
Wherein, described switch fabric unit 52 is a core with the Ethernet switching chip of a slice 5 ports, and a port is used to connect main processor unit 51, and remaining 4 ports connect 4 high definition decoding units 53 respectively.
Described 4 passage high definition video decoding equipment are exported 5 road HD videos altogether, wherein 4 the tunnel export single pass high definition monitor video respectively, 1 tunnel remaining output shows multichannel high definition monitor video by the mode of many pictures.
The structure of described main processor unit comprises clock circuit 61, power circuit 62, reset circuit 63, flush bonding processor 64, DDR SDRAM 65, FLASH 66, ethernet mac chip 67, Ethernet PHY chip 68 as shown in Figure 6.Its core is a flush bonding processor 64, and other parts all are peripheral circuits.Because the flush bonding processor technology belongs to known technology, be not described in detail in this.Need to prove that some flush bonding processor inside has comprised the ethernet mac function, so just can not need ethernet mac chip 67.The important feature of described main processor unit is that two Ethernet interfaces must be provided, and one is used to connect the external IP network, and one is used to connect switch fabric unit.
The structure of described high definition decoding unit comprises clock circuit 71, power circuit 72, reset circuit 73, DSP or decoding chip 74, DDR SDRAM 75, FLASH 76, ethernet mac chip 77, Ethernet PHY chip 78, high definition digital video interface 79 as shown in Figure 7.Its core is DSP or decoding chip 74, and other parts all are peripheral circuits.Because DSP or decoding chip belong to known technology, be not described in detail in this.Need to prove that some DSP or decoding chip inside have comprised the ethernet mac function, so just can not need ethernet mac chip 77.The important feature of described high definition decoding unit is that 1 Ethernet interface must be provided, and is used to connect switch fabric unit; A high definition digital video interface 79 must be provided, be used to connect high definition interface unit and many screen processing.
Described switch fabric unit is made of Ethernet switching chip and peripheral circuit thereof, belongs to known technology, no longer describes in detail.
Described high definition interface unit is that core constitutes with the high definition interface chip, belongs to known technology, no longer describes in detail.
Described many screen processing are that core constitutes with many pictures process chip, belong to known technology, no longer describe in detail.
Described multichannel high definition video decoding equipment is not limited to 4 passages, and the switch fabric unit by the design different scales can expand to 8 passages, 12 passages, 16 passages etc. easily.

Claims (8)

1, a kind of device of supporting multichannel high definition video decoding, it is characterized in that including main processor unit, switch fabric unit, the high definition decoding unit, the high definition interface unit, main processor unit is as master control system, carry out communication by switch fabric unit and high definition decoding unit, audio, video data is transferred to the high definition decoding unit, the high definition decoding unit carries out decoding processing to audio, video data, and by the high definition interface unit, audio, video data is outputed to monitor, described high definition decoding unit, at least have one the road and be connected to main processor unit, each road high definition decoding unit is connected with a high definition interface unit.
2, support the device of multichannel high definition video decoding according to claim 1, it is characterized in that this device is provided with many screen processing, this unit is arranged between high definition decoding unit and the high definition interface unit, the decoded data of high definition decoding unit is transferred to many screen processing and handles, by the output of high definition interface unit, carry out many pictures and show then.
3, support the device of multichannel high definition video decoding according to claim 1, it is characterized in that outputing to many screen processing simultaneously, finish the processing of many pictures by screen processing more than for the high definition decoding unit more than a tunnel.
4, support the device of multichannel high definition video decoding according to claim 1, it is characterized in that described main processor unit is a processor system (adopting embedded processing systems usually), comprise processor, SDRAM, FLASH, clock, power supply, reset, network interface, this unit must provide two network interfaces, wherein, a network interface is external network interface, be used to connect external network, to obtain audio and video data streams from network, another network interface is used to connect switch fabric unit, so that audio and video data streams is distributed to each high definition decoding unit by switch fabric unit.
5, as the device of support multichannel high definition video decoding as described in the claim 2, it is characterized in that the decoding of described high definition decoding unit realization audio, video data, adopt dsp chip or the SOC chip of supporting high definition video decoding, this unit obtains audio and video data streams from switch fabric unit, finish decode operation, decoded data have two flow directions, and a flow direction is to output to the high definition interface unit, and another flow direction is to output to many screen processing.
6, a kind of method of supporting the support multichannel high definition video decoding of multichannel high definition video decoding according to claim 1, this method may further comprise the steps:
A, main processor unit are obtained audio, video data,
B, main processor unit are transferred to the high definition decoding unit with audio, video data by switch fabric unit, carry out decoding processing by the high definition decoding unit,
C, high definition decoding unit are transferred to the high definition interface unit with the audio, video data of decoding, and the high definition interface unit is transferred to monitor with the audio, video data of described decoding and shows.
7, as the method for support multichannel high definition video decoding as described in the claim 6, it is characterized in that in steps A, described main processor unit, at first the IP packet (audio, video data) that is received is analyzed, according to the routing table of internal configurations, audio/video flow is distributed to each high definition decoding unit by switch fabric unit then.
8, as the method for support multichannel high definition video decoding as described in the claim 6, it is characterized in that among the step C, after described high definition decoding unit carries out decode operation to the audio/video flow of importing, decoded audio, video data is outputed to the high definition interface unit, simultaneously, also export a decoded audio, video data and give many screen processing.
CN 200910108009 2009-06-09 2009-06-09 Device and method supporting multichannel high definition video decoding Expired - Fee Related CN101577816B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910108009 CN101577816B (en) 2009-06-09 2009-06-09 Device and method supporting multichannel high definition video decoding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910108009 CN101577816B (en) 2009-06-09 2009-06-09 Device and method supporting multichannel high definition video decoding

Publications (2)

Publication Number Publication Date
CN101577816A true CN101577816A (en) 2009-11-11
CN101577816B CN101577816B (en) 2011-08-10

Family

ID=41272577

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910108009 Expired - Fee Related CN101577816B (en) 2009-06-09 2009-06-09 Device and method supporting multichannel high definition video decoding

Country Status (1)

Country Link
CN (1) CN101577816B (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101859333A (en) * 2010-05-17 2010-10-13 山东大学 Network-on-a-chip topological structure of multi-core system of digital television processing chip
CN101964893A (en) * 2010-06-09 2011-02-02 杭州海康威视数字技术股份有限公司 Method for expanding multichannel decoding and multichannel intelligent video processing functions and device thereof
CN102646032A (en) * 2012-04-16 2012-08-22 杭州海康威视数字技术股份有限公司 Distributed screen splicing control system and control method
CN103024583A (en) * 2012-12-26 2013-04-03 新奥特(北京)视频技术有限公司 Data display method and data display device
CN103517066A (en) * 2013-09-24 2014-01-15 北京环境特性研究所 High-definition embedded video encoding and decoding system based on SoC
CN103795989A (en) * 2014-03-04 2014-05-14 上海晨驭信息科技有限公司 Integrated and distributed type stitching control display system based on network
CN104010137A (en) * 2014-06-16 2014-08-27 李思超 Method and device for splicing high-definition network videos and displaying high-definition network videos on wall
CN104780294A (en) * 2015-04-21 2015-07-15 东方网力科技股份有限公司 FPGA Soc parallel processing-based distributed large-data volume video processing system and method
CN105578116A (en) * 2015-12-30 2016-05-11 邦彦技术股份有限公司 Multichannel video stream control system and multichannel video stream control method based on DSP
CN111405290A (en) * 2020-04-30 2020-07-10 华东师范大学 8K video compression code stream decoding processing and display device
CN113873338A (en) * 2021-09-17 2021-12-31 深圳爱特天翔科技有限公司 Data transmission method, terminal device, and computer-readable storage medium
CN116634177A (en) * 2023-06-16 2023-08-22 北京行者无疆科技有限公司 Video communication decoding processing method based on HDMI communication equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1070010C (en) * 1998-07-15 2001-08-22 国家科学技术委员会高技术研究发展中心 HDTV video-frequency decoder using SDTV to decode ASIC and its decoding method
CN101068318A (en) * 2007-06-04 2007-11-07 北京派瑞根科技开发有限公司 Design technique for separate television capable of receiving multichannel TV signal and apparatus thereof

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101859333A (en) * 2010-05-17 2010-10-13 山东大学 Network-on-a-chip topological structure of multi-core system of digital television processing chip
CN101964893A (en) * 2010-06-09 2011-02-02 杭州海康威视数字技术股份有限公司 Method for expanding multichannel decoding and multichannel intelligent video processing functions and device thereof
CN101964893B (en) * 2010-06-09 2012-09-05 杭州海康威视数字技术股份有限公司 Method for expanding multichannel decoding and multichannel intelligent video processing functions and device thereof
CN102646032B (en) * 2012-04-16 2014-12-17 杭州海康威视数字技术股份有限公司 Distributed screen splicing control system and control method
CN102646032A (en) * 2012-04-16 2012-08-22 杭州海康威视数字技术股份有限公司 Distributed screen splicing control system and control method
CN103024583A (en) * 2012-12-26 2013-04-03 新奥特(北京)视频技术有限公司 Data display method and data display device
CN103517066A (en) * 2013-09-24 2014-01-15 北京环境特性研究所 High-definition embedded video encoding and decoding system based on SoC
CN103795989A (en) * 2014-03-04 2014-05-14 上海晨驭信息科技有限公司 Integrated and distributed type stitching control display system based on network
CN104010137A (en) * 2014-06-16 2014-08-27 李思超 Method and device for splicing high-definition network videos and displaying high-definition network videos on wall
CN104780294A (en) * 2015-04-21 2015-07-15 东方网力科技股份有限公司 FPGA Soc parallel processing-based distributed large-data volume video processing system and method
CN105578116A (en) * 2015-12-30 2016-05-11 邦彦技术股份有限公司 Multichannel video stream control system and multichannel video stream control method based on DSP
CN111405290A (en) * 2020-04-30 2020-07-10 华东师范大学 8K video compression code stream decoding processing and display device
CN113873338A (en) * 2021-09-17 2021-12-31 深圳爱特天翔科技有限公司 Data transmission method, terminal device, and computer-readable storage medium
CN113873338B (en) * 2021-09-17 2023-08-04 深圳爱特天翔科技有限公司 Data transmission method, terminal device and computer readable storage medium
CN116634177A (en) * 2023-06-16 2023-08-22 北京行者无疆科技有限公司 Video communication decoding processing method based on HDMI communication equipment
CN116634177B (en) * 2023-06-16 2024-02-20 北京行者无疆科技有限公司 Video communication decoding processing method based on HDMI communication equipment

Also Published As

Publication number Publication date
CN101577816B (en) 2011-08-10

Similar Documents

Publication Publication Date Title
CN101577816B (en) Device and method supporting multichannel high definition video decoding
CN103248863B (en) A kind of picture pick-up device, communication system and corresponding image processing method
CN102572398B (en) Multi-channel video processing device, system and method
CN103686307A (en) Digital signal processor based multi-screen splicing display device
CN102065209B (en) Integrated mobile recording and broadcasting system
CN203492134U (en) Android operating system based intelligent monitor visual intercom terminal
CN102611869A (en) Output-oriented network transmission technique of multi-screen splicing system
CN101938638A (en) Network video monitoring system based on resolution ratio grading transmission
CN104601863A (en) IP matrix system for recording and playing
CN105306873A (en) Portable desktop audio and video conference device and system
CN205069079U (en) Multi -functional LED display screen control system
CN201467377U (en) High-definition digital video/audio decoding device
CN101707710A (en) General decoding video matrix
CN102497526B (en) Method and system for displaying multiple channels of video by same link
CN103051885A (en) Analog-to-digital hybrid video comprehensive monitoring system and method
CN204598150U (en) A kind of 3 × 3 high-definition video matrix switching device shifters based on FPGA
CN107396072A (en) A kind of monitoring video device and method
CN203313298U (en) Signal switching apparatus
CN103037044B (en) Colliery multimedia amplifies communication terminal
CN104954748A (en) Video processing architecture
CN205005157U (en) Many screen concatenation control display system
CN103744524A (en) Novel KVM (K virtual machine) designing method
CN212086326U (en) LED television controller and LED television
CN206100253U (en) Clear broadcasting system of high standard
CN204810447U (en) Concatenation system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110810