CN101557174B - A state-tracked digitally-controlled inverter power supply - Google Patents

A state-tracked digitally-controlled inverter power supply Download PDF

Info

Publication number
CN101557174B
CN101557174B CN2009100617689A CN200910061768A CN101557174B CN 101557174 B CN101557174 B CN 101557174B CN 2009100617689 A CN2009100617689 A CN 2009100617689A CN 200910061768 A CN200910061768 A CN 200910061768A CN 101557174 B CN101557174 B CN 101557174B
Authority
CN
China
Prior art keywords
inverter
omega
current
formula
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009100617689A
Other languages
Chinese (zh)
Other versions
CN101557174A (en
Inventor
彭力
康勇
陈坚
唐诗颖
胡晓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huazhong University of Science and Technology
Original Assignee
Huazhong University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huazhong University of Science and Technology filed Critical Huazhong University of Science and Technology
Priority to CN2009100617689A priority Critical patent/CN101557174B/en
Publication of CN101557174A publication Critical patent/CN101557174A/en
Application granted granted Critical
Publication of CN101557174B publication Critical patent/CN101557174B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Feedback Control In General (AREA)

Abstract

The invention discloses a state-tracked digitally-controlled inverter power supply being characterized in that: an input end of a prefilter is connected with a reference amount u<r>; an output end of the prefilter is connected with a positive input end of a subtracter; an output end of the subtracter is connected with an input end of a one-stroke delay module; an output end of the one-stroke delay module is connected with a control end of a inverter and a second input end of a prediction observer; a first input end and a third input end of the prediction observer are respectively connected with output ends of a current sensor and a voltage sensor; an output end of the prediction observer is connected with an input end of a state gain matrix; an output end of the state gain matrix is connected with a negative input end of the subtracter; an output end of the inverter is connected with an input end of the voltage sensor and a load; a direct current end of the inverter is connected with a direct current power supply; a load current in the inverter is connected with an input end of the current sensor. The inverter power supply has good dynamic and static characteristics and has low waveform distortion of the output voltage. The invention is widely used in various power supply systems comprising an alternating current stabilized power source.

Description

The numerically controlled inverter of a kind of status tracking
Technical field
The present invention relates to a kind of power conversion circuit, the numerically controlled inverter of particularly a kind of status tracking.
Background technology
Adopt digitial controller can overcome analog controller and be prone to aging, shortcomings such as versatility is low, complex structure, thereby the digital control extensive concern that receives.Along with the development that microelectric techniques such as microprocessor are advanced by leaps and bounds, numerically controlled application is more general.For giving full play to numerically controlled advantage, Chinese scholars successively proposes various digital control methods.
But the digitial controller of simulated design belongs to indirect design, and any discretization method of its controller all has response distortion, causes its control performance to can not show a candle to analog controller.In addition, repeat the control of control and dead beat, do not take into account many-sided performance of system simultaneously as two kinds of distinctive control methods of digitial controller.Repeat to control based on internal model principle and utilize the periodicity integration of error signal to eliminate steady-state error, but dynamic responding speed is slower.Dead beat control is according to the dynamic model decision controlled quentity controlled variable of reference signal and controlled device; Make controlled volume in a time in sampling period, reach reference value; Has response speed faster; But its control precision depends on the accuracy of model parameter, and robustness is relatively poor, might reduce the stability of a system or even unstable.Though be suggested it is thus clear that can bring into play the above-mentioned digital control method of digital control advantage, exist not enough.
Summary of the invention
The objective of the invention is to overcome the weak point of above-mentioned prior art, provide a kind of status tracking numerically controlled inverter, this inverter dynamic response fast, steadily; The total percent harmonic distortion of output voltage is low under the nonlinear load situation, surpasses under 3 the situation at specified nonlinear load, load current crest factor, and the total percent harmonic distortion of output voltage is also lower; Stable state accuracy is high; And simple in structure, cost is lower.
The numerically controlled inverter of status tracking provided by the invention; It is characterized in that: the control end and the microprocessor of inverter join; The output of inverter joins with the input of voltage sensor and load; The load current of drawing in the inverter and the input of current sensor join, and the inverter dc terminal links to each other with DC power supply, and the output of voltage sensor and the output of current sensor join with microprocessor respectively;
Microprocessor comprises prefilter, the prediction observer, and the state gain matrix, one claps Postponement module and subtracter; Prefilter input and reference quantity u rJoin, prefilter output and subtracter positive input terminal join; Subtracter output and one is clapped the Postponement module input and is joined; One claps the Postponement module output joins with inverter control end and second input of prediction observer; Prediction first input of observer and current sensor output join, and prediction the 3rd input of observer and voltage sensor output join, and prediction observer output and state gain matrix input join; State gain matrix output and subtracter negative input end join.
The present invention compared with prior art has the following advantages:
(1) impact, anticlimax are during semi-load, and the dynamic transition process of inverter provided by the invention all is no more than 0.8ms; The output voltage instantaneous rate of change is little, and workload-adaptability strengthens.
(2) under the various loading conditions from the zero load to the nominal load, the precision of voltage regulation is high, and steady-state error reduces greatly.
(3) the total percent harmonic distortion of output voltage is low under the nonlinear load situation; Surpass under 3 the situation at specified nonlinear load, load current crest factor; The total percent harmonic distortion of output voltage is also lower, shows the wave distortion that nonlinear load is caused and has stronger inhibition ability.
(4) the present invention is in the numerically controlled inverter design to status tracking; Adopt status tracking control and system's limit collocation method; With the stability, the dynamic property that guarantee inverter and reduce steady-state error, whole power-supply system has stronger robustness.Under various load disturbance situation, all can obtain colory ac output voltage; Whole inverter changes insensitive to inverter parameter, status tracking digitial controller parameter, the system responses performance is stable.
(5) circuit structure of the present invention is simple, and cost is low, is easy to realize.
Description of drawings
Fig. 1 is the structural representation of the numerically controlled inverter of status tracking;
Fig. 2 is the microprocessor main program flow chart;
Fig. 3 is the theory diagram one of control algolithm among Fig. 1;
Fig. 4 is the control algolithm program flow diagram one among Fig. 2;
Fig. 5 is the theory diagram two of control algolithm among Fig. 1;
Fig. 6 is the control algolithm program flow diagram two among Fig. 2.
Embodiment
Below in conjunction with accompanying drawing the present invention is done further explain.
As shown in Figure 1, the structure of the numerically controlled inverter of status tracking provided by the invention is:
Prefilter 7 inputs and reference quantity u rJoin, the positive input terminal of prefilter 7 outputs and subtracter 10 joins.Subtracter 10 outputs and one are clapped Postponement module 11 inputs and are joined.One claps Postponement module 11 outputs joins with inverter 2 control ends and 8 second inputs of prediction observer.Prediction observer 8 first inputs and current sensor 6 outputs join, and prediction the 3rd input of observer 8 and voltage sensor 5 outputs join, and prediction observer 8 outputs and state gain matrix 9 inputs join.The negative input end of state gain matrix 9 outputs and subtracter 10 joins.The input of the output of inverter 2 and voltage sensor 5 and load 3 are joined, and inverter 2 dc terminal link to each other with DC power supply 4.The input of load current in the inverter 2 and current sensor 6 joins.
Inverter 2, voltage sensor 5 and current sensor 6 can be selected common inverter, voltage sensor and current sensor for use.
Prefilter 7, prediction observer 8, state gain matrix 9, are clapped Postponement module 11 and subtracter 10 formation microprocessors 1.Wherein microprocessor can be single-chip microcomputer or digital signal processing chip.
Load current i in the inverter 2 oWith output voltage u 0Send into microprocessor 1 through over-current sensor 6 and voltage sensor 5 respectively, microprocessor 1 is through producing control signal u behind the sequential operation 1Inverter 2 is implemented control.
The digital control control method that adopts of status tracking is as shown in Figure 2.With the integration of output voltage, inverter current, output voltage and the double integral of output voltage is state variable, is called status tracking I type, the schematic diagram of its control algolithm and program flow diagram such as Fig. 3 and shown in Figure 4; Integration with output voltage, inverter current and output voltage is a state variable, is called status tracking II type, the schematic diagram of its control algolithm and program flow diagram such as Fig. 5 and shown in Figure 6.Its concrete steps are:
(1) gathers the output voltage u of the current bat that voltage sensor obtains o(k) and the load current i of the current bat that obtains of current sensor o(k), k representes the sequence number of current bat, and a sampling period T is called a bat in numerical control system.
(2) utilize formula (A) calculating voltage predicated error e Uo(k)
e uo ( k ) = u o ( k ) - u ^ o ( k ) - - - ( A )
Wherein, claps the output voltage predicted value for the k that when k-1 claps, obtains.
(3) calculate the control signal u ' after repeating to compensate by formula (B) 1(k)
u rept ( k ) = Q u rept ( k - N ) + k r e uo ( k - N + k z ) u 1 , ( k ) = u 1 ( k ) + u rept ( k ) - - - ( B )
Wherein, u Rept(k) be repetition compensation rate, u 1(k) be the control signal that k claps, N is the sampling number of a primitive period, the Q integral coefficient that is as the criterion, and 0.9≤Q<1 gets 0.95, k usually rBe repeated gain, 0<k r≤0.5, k zBe leading umber of beats, in order to the phase angular lag of compensation formula (C).
(4) utilize formula; (C) calculate the output voltage predicted value of next bat and the filter inductance current forecasting value
Figure G2009100617689D00045
of next bat
u ^ 0 ( k + 1 ) i ^ 1 ( k + 1 ) = ( A s - H s C s ) u ^ 0 ( k ) i ^ 1 ( k ) + B s u 1 , ( k ) i 0 ( k ) + H s C s u 0 ( k ) 0 - - - ( C )
In the formula A s = &phi; 11 &phi; 12 &phi; 21 &phi; 22 ,
&phi; 11 = e - r 2 L T cos &omega; d T + r 2 L &omega; d e - r 2 L T sin &omega; d T , &phi; 12 = 1 C &omega; d e - r 2 L T sin &omega; d T
&phi; 21 = - 1 L&omega; d e - r 2 L T sin &omega; d T , &phi; 22 = e - r 2 L T cos &omega; d T - r 2 L &omega; d e - r 2 L T sin &omega; d T
B s=[H 1?H 2]
H 1 = e - r 2 L T ( - cos &omega; d T - r 2 L &omega; d sin &omega; d T ) + 1 1 L &omega; d e - r 2 L T sin &omega; d T = h 11 h 21
H 2 = r ( e - r 2 L T cos &omega; d T + r 2 L&omega; d e - r 2 L T sin &omega; d T - 1 ) - 1 C &omega; d e - r 2 L T sin &omega; d T - e - r 2 L T cos &omega; d T - r 2 L &omega; d e - r 2 L T sin &omega; d T + 1 = h 12 h 22
C s=[1?0]
&omega; n = 1 LC , Natural frequency of oscillation for inverter 2
&omega; d = 1 LC - r 2 4 L 2 , Damped oscillation frequency for inverter 2
Wherein,
Figure G2009100617689D00055
Be respectively the output voltage predicted value and the filter inductance current forecasting value of current bat, L is total filter inductance of inverter 2 outputs, and C is total filter capacitor of inverter 2 outputs, and r is the equivalent damping resistance of inverter 2; H sBe the prediction feedback gain matrix, can be according to (A s-H sC s) characteristic value select than the fast principle more than 3 times of the closed loop characteristic value of inverter 2.
(5) utilize formula (D1) to calculate next and clap output voltage integration predicted value
Figure G2009100617689D00056
u ^ i ( k + 1 ) = T u ^ 0 ( k + 1 ) + u ^ i ( k ) - - - ( D 1 )
The output voltage integration predicted value that
Figure G2009100617689D00058
claps for the k that when k-1 claps, obtains;
If adopt status tracking I type, also to utilize formula (D2) to calculate next and clap output voltage double integral predicted value
Figure G2009100617689D00059
u ^ ii ( k + 1 ) = T u ^ i ( k + 1 ) + u ^ ii ( k ) - - - ( D 2 )
The output voltage double integral predicted value that
Figure G2009100617689D000511
claps for the k that when k-1 claps, obtains.
(6) computing mode tracking control signal u f(k+1):
(6A) when adopting status tracking I type, utilize formula (E1) to calculate next and clap status tracking control signal u f(k+1):
u f ( k + 1 ) = k 4 i ^ ( k + 1 ) + k 3 u ^ o ( k + 1 ) + k 2 u ^ i ( k + 1 ) + k 1 u ^ ii ( k + 1 ) - - - ( E 1 )
Wherein, k 1, k 2, k 3, k 4Be the element among the numerically controlled state gain matrix of the status tracking K.
In state variable is output voltage u o, inverter current i, output voltage integration u iDouble integral u with output voltage Ii, the discrete state equations of the digital control inverter of status tracking this moment: X (k+1)=F 1X (k)+G 1u 1(k), F wherein 1, G 1Be state matrix and input matrix; The expectation closed-loop pole P={z of system in discrete domain 1z 2z 3z 4, utilize the Ackermamn formula can be in the hope of K=[k 1k 2k 3k 4] in each element.
Figure G2009100617689D00061
is the inverter current predicted value; Can be inductive current, also can be capacitance current.When adopting inductive current, next claps the inverter current predicted value i ^ ( k + 1 ) = i ^ 1 ( k + 1 ) ; When adopting capacitance current, next claps the inverter current predicted value i ^ ( k + 1 ) = i ^ 1 ( k + 1 ) - i ^ o ( k + 1 ) , Wherein next claps the load current predicted value
Figure G2009100617689D00064
Can calculate by formula (F):
i &CenterDot; ^ o ( k + 1 ) i ^ o ( k + 1 ) = A d i &CenterDot; ^ o ( k ) i ^ o ( k ) + H d C d 0 i o ( k ) - i ^ o ( k ) - - - ( F )
In the formula A d = 1 0 T 1 , C d=[0 1],
Figure G2009100617689D00067
The load current predicted value of clapping for the k that when k-1 claps, obtains, For
Figure G2009100617689D00069
Differential value,
Figure G2009100617689D000610
For Differential value.
H dBe the disturbance feedback gain matrix, can be according to (A d-H dC d) characteristic value select than the fast 5 times principle of the closed loop characteristic value of inverter 2.
(6B) when adopting status tracking II type, utilize formula (E2) to calculate next and clap status tracking control signal u f(k+1):
u f ( k + 1 ) = k 3 &prime; i ^ ( k + 1 ) + k 2 &prime; u ^ o ( k + 1 ) + k 1 &prime; u ^ i ( k + 1 ) - - - ( E 2 )
Wherein, k ' 1, k ' 2, k ' 3Be the element among the numerically controlled state gain matrix of the status tracking K '.
In state variable is output voltage u o, inverter current i, output voltage integration u i, the discrete state equations of the digital control inverter of status tracking this moment: X (k+1)=F 2X (k)+G 2u 1(k), F wherein 2, G 2Be state matrix and input matrix.The expectation closed-loop pole P '={ z of system in discrete domain 1z 2z 3, utilization Ackermamn formula find the solution K '=[k ' 1K ' 2K ' 3] in each element.
(7) calculate prefilter output signal u p(k+1):
Different according to status tracking I type and status tracking II type, the computational process of prefilter output signal is described below respectively.
(7A) when adopting status tracking I type, can try to achieve the prefilter parameter by following formula:
k 7=k 3-Ck ii
K wherein IiFor Ck Ii 3 - k 3 k Ii 2 + k 2 k 4 k Ii - k 1 k 4 2 = 0 Real root,
k 6=2k 7+k 3T,
k 5=k 7+k 3T+k 4T 2
Clap reference quantity u according to next r(k+1), current bat reference quantity u r(k) reach last one and clap reference quantity u r(k-1), next claps output signal u to calculate prefilter by formula (G1) p(k+1):
u p(k+1)=k 5u r(k+1)-k 6u r(k)+k 7u r(k-1)+2u p(k)-u p(k-1) (G1)
u p(k-1), u p(k) be respectively the prefilter output signal that obtains k-1 bat, k bat in k-2 bat, k-1 bat;
(7B) when adopting status tracking II type, can try to achieve the prefilter parameter by following formula:
k′ 5=k′ 2+k′ 1T
k′6=k′2
Clap reference quantity u according to next r(k+1) and current bat reference quantity u r(k), next claps output signal u to calculate prefilter by formula (G2) p(k+1):
u p(k+1)=k′ 5u r(k+1)-k′ 6u r(k)+u p(k) (G2)
(8) utilize formula (H) to calculate the control signal u of next bat 1(k+1):
u 1(k+1)=u p(k+1)-u f(k+1) (H)
(9) next claps control signal u 1(k+1) through in the k+1 bat inverter being regulated behind the bat Postponement module;
(10) make k=k+1, forward step (1) to, circulation is carried out.
Wherein k,
Figure G2009100617689D00072
e Uo, u Rept, u 1,
Figure G2009100617689D00073
u pThe initial value of signal all is zero.
Status tracking I type is compared with status tracking II type: impact, anticlimax are during semi-load, and the output voltage instantaneous rate of change of status tracking I type is 7.72%, and the output voltage instantaneous rate of change of status tracking II type is 10.29%; Under the various loading conditions from the zero load to the nominal load, the precision of voltage regulation of status tracking I type is within 0.79%, and the precision of voltage regulation of status tracking II type is within 0.54%; Under specified nonlinear load situation, status tracking I type is 3.6 o'clock THD<1.2% at the electric current crest factor, and status tracking II type is 3.3 o'clock THD<2.52% at the electric current crest factor.
The present invention not only is confined to above-mentioned embodiment; Persons skilled in the art are according to embodiment and the disclosed content of accompanying drawing; Can adopt other multiple embodiment embodiment of the present invention, therefore, every employing project organization of the present invention and thinking; Do some simple designs that change or change, all fall into the scope of the present invention's protection.

Claims (1)

1. numerically controlled inverter of status tracking is characterized in that:
The control end of inverter (2) and microprocessor (1) join; The input of the output of inverter (2) and voltage sensor (5) and load (3) are joined; The input of load current of drawing in the inverter (2) and current sensor (6) joins; Inverter (2) dc terminal links to each other with DC power supply (4), and the output of the output of voltage sensor (5) and current sensor (6) joins with microprocessor (1) respectively;
Microprocessor (1) comprises prefilter (7), prediction observer (8), state gain matrix (9), a bat Postponement module (11) and a subtracter (10); Prefilter (7) input and reference quantity u rJoin, prefilter (7) output and subtracter (10) positive input terminal join; Subtracter (10) output and one is clapped Postponement module (11) input and is joined; One claps Postponement module (11) output joins with inverter (2) control end and (8) second inputs of prediction observer; Prediction first input of observer (8) and current sensor (6) output join, and prediction the 3rd input of observer (8) and voltage sensor (5) output join, and prediction observer (8) output and state gain matrix (9) input join; State gain matrix (9) output and subtracter (10) negative input end join; Microprocessor is controlled according to following process, wherein, is state variable with the integration of inverter output voltage, inverter current, inverter output voltage and the double integral of output voltage, is called status tracking I type; As state variable, be called status tracking II type with the integration of inverter output voltage, inverter current and inverter output voltage, wherein, said inverter current is meant the inductive current or the capacitance current of inverter;
The output voltage u of the current bat that the 1st step collection voltage sensor obtains o(k) and the output current i of the current bat that obtains of current sensor o(k), a sampling period T is called a bat in the numerical control system, and k is the sequence number of current bat, and the initial value of k is 0;
The 2nd step utilized formula A to calculate the voltage prediction error e of current bat Uo(k), the initial value e of voltage prediction error wherein Uo(0) be 0,
e Uo ( k ) = u o ( k ) - u ^ o ( k ) Formula A
Wherein, is the output voltage predicted value that k claps, and its initial value
Figure FSB00000251720200013
is 0;
The 3rd step was calculated the control signal u after repeating to compensate by formula B 1' (k)
u 1 , ( k ) = u 1 ( k ) + u Rept ( k ) u Rept ( k ) = Q u Rept ( k - N ) + k r e Uo ( k - N + k z ) Formula B
Wherein, u Rept(k) be that k claps repetition compensation rate, its initial value u Rept(0) be 0, u 1(k) be the control signal that k claps, its initial value u 1(0) be 0, N is the sampling number of a primitive period, the Q integral coefficient that is as the criterion, 0.9≤Q<1, k rBe repeated gain, 0<k r≤0.5, k zBe leading umber of beats;
Step 4 C using the formula to calculate the next shot predicted value of the output voltage
Figure FSB00000251720200022
and the next shot filter inductor current predictive value
Figure FSB00000251720200023
u ^ 0 ( k + 1 ) i ^ 1 ( k + 1 ) = ( A s - H s C s ) u ^ 0 ( k ) i ^ 1 ( k ) + B s u 1 , ( k ) i 0 ( k ) + H s C s u 0 ( k ) 0
Formula C
In the formula A s = &phi; 11 &phi; 12 &phi; 21 &phi; 22 ,
&phi; 11 = e - r 2 L T cos &omega; d T + r 2 L &omega; d e - r 2 L T sin &omega; d T , &phi; 12 = 1 C &omega; d e - r 2 L T sin &omega; d T
&phi; 21 = - 1 L &omega; d e - r 2 L T sin &omega; d T , &phi; 22 = e - r 2 L T cos &omega; d T - r 2 L &omega; d e - t 2 L T sin &omega; d T
B s=[H 1?H 2]
H 1 = e - r 2 L T ( - cos &omega; d T - r 2 L &omega; d sin &omega; d T ) + 1 1 L &omega; d e - r 2 L T sin &omega; d T
H 2 = r ( e - r 2 L T cos &omega; d T + r 2 L &omega; d e - r 2 L T sin &omega; d T - 1 ) - 1 C &omega; d e - r 2 L T sin &omega; d T - e - r 2 L T cos &omega; d T - r 2 L &omega; d e - r 2 L T sin &omega; d T + 1
C s=[1?0]
&omega; n = 1 LC , Natural frequency of oscillation for inverter
&omega; d = 1 LC - r 2 4 L 2 , Damped oscillation frequency for inverter
Wherein, Be respectively output voltage predicted value and filter inductance current forecasting value that k claps, its initial value Be 0; T is the sampling period, and L is total filter inductance of inverter output, and C is total filter capacitor of inverter output, and r is the equivalent damping resistance of inverter; H sFor the prediction feedback gain matrix, according to (A s-H sC s) characteristic value select than the fast principle more than 3 times of the closed loop characteristic value of inverter;
The 5th step was utilized formula D1 prediction, and next claps output voltage integrated value
u ^ i ( k + 1 ) = T u ^ 0 ( k + 1 ) + u ^ i ( k ) Formula D1
Figure FSB00000251720200035
is the output voltage integration predicted value that k claps, and its initial value
Figure FSB00000251720200036
is 0;
If adopt status tracking I type, next claps output voltage double product score value
Figure FSB00000251720200037
also will to utilize formula D2 prediction
u ^ Ii ( k + 1 ) = T u ^ i ( k + 1 ) + u ^ Ii ( k ) Formula D2
Figure FSB00000251720200039
is the output voltage double integral predicted value that k claps, and its initial value
Figure FSB000002517202000310
is 0;
The 6th goes on foot computing mode tracking control signal u in the following manner f(k+1):
(6A) when adopting status tracking I type, utilize formula E1 to calculate next and clap status tracking control signal u f(k+1):
u f ( k + 1 ) = k 4 i ^ ( k + 1 ) + k 3 u ^ 0 ( k + 1 ) + k 2 u ^ i ( k + 1 ) + k 1 u ^ Ii ( k + 1 ) Formula E1
Wherein, k 1, k 2, k 3, k 4Be the element among the status tracking I type state gain matrix K, K=[k 1k 2k 3k 4];
Figure FSB000002517202000312
is the inverter current predicted value; When adopting inductive current; When next clapped inverter current predicted value
Figure FSB000002517202000313
employing capacitance current, next bat inverter current predicted value
Figure FSB000002517202000314
wherein next bat load current predicted value
Figure FSB000002517202000315
was calculated by formula F:
i ^ o ( k + 1 ) i ^ o ( k + 1 ) = A d i ^ o ( k ) i ^ o ( k ) + H d C d 0 i o ( k ) - i ^ o ( k ) Formula F
In the formula
Figure FSB000002517202000317
C d=[01], H dFor the disturbance feedback gain matrix, according to (A d-H dC d) characteristic value select than the fast 5 times principle of the closed loop characteristic value of inverter,
Figure FSB000002517202000318
For
Figure FSB000002517202000319
Differential value,
Figure FSB000002517202000320
For
Figure FSB000002517202000321
Differential value, its initial value
Figure FSB000002517202000322
Be 0,
Figure FSB000002517202000323
Be the load current predicted value that k claps, its initial value
Figure FSB00000251720200041
Be 0;
(6B) when adopting status tracking II type, utilize formula E2 to calculate next and clap status tracking control signal u f(k+1):
u f ( k + 1 ) = k 3 &prime; i ^ ( k + 1 ) + k 2 &prime; u ^ o ( k + 1 ) + k 1 &prime; u ^ i ( k + 1 ) Formula E2
Wherein, k ' 1, k ' 2, k ' 3Be the element among the status tracking II type state gain matrix K ', K '=[k ' 1K ' 2K ' 3];
The 7th step was calculated prefilter output signal u p(k+1):
(7A) when adopting status tracking I type, clap reference quantity u according to next r(k+1), current bat reference quantity u r(k) reach last one and clap reference quantity u r(k-1), next claps output signal u to calculate prefilter by formula G1 p(k+1):
u p(k+1)=k 5u r(k+1)-k 6u r(k)+k 7u r(k-1)+2u p(k)-u p(k-1) formula G1
Wherein, k 7=k 3-Ck Ii
K wherein IiFor
Figure FSB00000251720200043
Real root,
k 6=2k 7+k 3T,
k 5=k 7+k 3T+k 4T 2
u p(k-1), u p(k) be respectively the prefilter output signal that k-1 claps, k claps, its initial value u p(0) be 0;
(7B) when adopting status tracking II type, clap reference quantity u according to next r(k+1) and current bat reference quantity u r(k), next claps output signal u to calculate prefilter by formula G2 p(k+1):
u p(k+1)=k ' 5u r(k+1)-k ' 6u r(k)+u p(k) formula G2
Wherein, k ' 5=k ' 2+ k ' 1T
k’ 6=k’ 2
The 8th step utilized formula H to calculate the control signal u of next bat 1(k+1):
u 1(k+1)=u p(k+1)-u f(k+1) formula H
The 9th step, next clapped control signal u 1(k+1) through in the k+1 bat inverter being regulated behind the bat Postponement module;
The 10th step made k=k+1, forwarded for the 1st step to, and circulation is carried out.
CN2009100617689A 2009-04-22 2009-04-22 A state-tracked digitally-controlled inverter power supply Active CN101557174B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009100617689A CN101557174B (en) 2009-04-22 2009-04-22 A state-tracked digitally-controlled inverter power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009100617689A CN101557174B (en) 2009-04-22 2009-04-22 A state-tracked digitally-controlled inverter power supply

Publications (2)

Publication Number Publication Date
CN101557174A CN101557174A (en) 2009-10-14
CN101557174B true CN101557174B (en) 2012-05-09

Family

ID=41175154

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009100617689A Active CN101557174B (en) 2009-04-22 2009-04-22 A state-tracked digitally-controlled inverter power supply

Country Status (1)

Country Link
CN (1) CN101557174B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101938223B (en) * 2010-09-17 2012-07-04 华中科技大学 Multidimensional digital controlled inverter power supply
CN103346585B (en) * 2013-07-08 2015-05-27 合肥工业大学 Grid-connected inverter control method based on state observer
CN106655736A (en) * 2017-01-19 2017-05-10 华中科技大学 Inverter power supply current limiting control method of variable controller parameters
CN108964555A (en) * 2018-06-05 2018-12-07 燕山大学 Permanent magnet synchronous motor low carrier based on complex vector adjuster compares control method
TWI792934B (en) 2021-12-27 2023-02-11 財團法人工業技術研究院 Dc-ac inverter system using state observer and control method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1972099A (en) * 2006-12-08 2007-05-30 华中科技大学 A state tracking simulation controlled power inverter
CN201054515Y (en) * 2007-06-06 2008-04-30 北京自动化技术研究院 Data recording, remote transmission and display unit for optical voltage mesh parallel converter
CN201388163Y (en) * 2009-04-22 2010-01-20 华中科技大学 Inverter power supply for state tracking and numerical control

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1972099A (en) * 2006-12-08 2007-05-30 华中科技大学 A state tracking simulation controlled power inverter
CN201054515Y (en) * 2007-06-06 2008-04-30 北京自动化技术研究院 Data recording, remote transmission and display unit for optical voltage mesh parallel converter
CN201388163Y (en) * 2009-04-22 2010-01-20 华中科技大学 Inverter power supply for state tracking and numerical control

Also Published As

Publication number Publication date
CN101557174A (en) 2009-10-14

Similar Documents

Publication Publication Date Title
CN101557174B (en) A state-tracked digitally-controlled inverter power supply
CN105576972A (en) Chattering-free sliding mode control method for buck converter
CN103269176A (en) Inverter control method based on fractional order PI forecasting function
CN105260520A (en) Determination method for control algorithm in DC-DC converter modeling
CN106911147A (en) A kind of finite aggregate model prediction voltage control method containing compensation of delay
CN105159063A (en) Fractional-phase-lead-compensation repetitive controller and control method thereof
CN1913320B (en) Digital controlled inversion power supply and its control method
CN101505110B (en) Inverter for instant voltage PID current PI digital control
CN105720856A (en) Capacitor voltage single sensor-based LCL-type gird-connected inverter control method
CN200980048Y (en) An inversing power supply controlled by feedback numbers in an augmented state
CN203399001U (en) Multifunctional piezoelectric pump drive power supply based on FPGA
CN109962614A (en) The sliding-mode control of Buck converter
CN201388163Y (en) Inverter power supply for state tracking and numerical control
CN104242658A (en) Valley-switching digital control circuit of switch power source
CN203691725U (en) Light emitting diode (LED) driving controller integrated with power factor correction (PFC) function
CN101938223B (en) Multidimensional digital controlled inverter power supply
CN105406749A (en) Design method for robust controller of grid-connected inverter parallel system
CN102497125B (en) Photovoltaic inversion control device and model free control method based on field programmable gata array (FPGA)
CN203561909U (en) Circuit for timing sequence control and slope compensation in switching regulator
CN105743120A (en) Single-stage photovoltaic Z source inverter variable universe fuzzy control MPPT (Maximum Power Point Tracking) system and control method
Fard et al. Predictive control strategy on an the ultra-high gain DC/DC converter suitable for photovoltaic energy conversion system
CN115102168A (en) Time-varying current evaluation method and system considering distributed photovoltaic harmonic coupling
CN100477473C (en) A state tracking simulation controlled power inverter
CN111711359B (en) MPC control method of two-stage Boost converter suitable for direct-current micro-grid
CN107370402A (en) A kind of method for handover control based on discrete-time Lyapunov function

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant