CN101540348A - Preparation technology of multi-purpose silicon micro-nano structure - Google Patents

Preparation technology of multi-purpose silicon micro-nano structure Download PDF

Info

Publication number
CN101540348A
CN101540348A CN200810183135A CN200810183135A CN101540348A CN 101540348 A CN101540348 A CN 101540348A CN 200810183135 A CN200810183135 A CN 200810183135A CN 200810183135 A CN200810183135 A CN 200810183135A CN 101540348 A CN101540348 A CN 101540348A
Authority
CN
China
Prior art keywords
silicon
nano structure
silicon chip
micro
photoresist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200810183135A
Other languages
Chinese (zh)
Other versions
CN101540348B (en
Inventor
彭奎庆
王新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Normal University
Original Assignee
Beijing Normal University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Normal University filed Critical Beijing Normal University
Priority to CN2008101831350A priority Critical patent/CN101540348B/en
Publication of CN101540348A publication Critical patent/CN101540348A/en
Application granted granted Critical
Publication of CN101540348B publication Critical patent/CN101540348B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10Energy storage using batteries
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Photovoltaic Devices (AREA)

Abstract

The invention relates to a preparation technology of a multi-purpose silicon micro-nano structure, and belongs to the preparation technology field of new materials. A preparation method of a large-area highly-orderly silicon micro-nano structure array is researched though the combination of the metal-catalyzed silicon corrosion technology and the photoetching technology. A micro structure image on a photoetching mask plate is accurately copied to the surface of a clean silicon chip coated with a photoresist by utilizing an electron beam or ultraviolet light and other exposure technologies so as to obtain the image required during the corrosion process and protected by etching resist. A metal silver film is deposited on the surface of the silicon chip after the surface of the silicon chip is processed by utilizing high-vacuum heat-evaporation and other technologies; after the etching resist coated on the surface of the silicon chip and the silver film coated on the resist are removed, the silicon chip is immerged into a closed container of hydrofluoric acid corrosion solution containing an oxidant and processed for 10 to 100 minutes so as to obtain the large-area highly-orderly silicon micro-nano structure array. The large-area highly-orderly silica micro-nano structure array has wide application prospect in the fields of solar batteries, lithium battery cathode materials, gas sensors, active surface reinforced Raman spectrometry substrate and the like.

Description

A kind of preparation technology of multi-purpose silicon micro-nano structure
Technical field
The present invention relates to the orderly silicon micro-nano structure technology of preparing of a kind of multipurpose, belong to new material technology and field of nanometer material technology.
Background technology
The semiconductor microactuator nano structural material has broad application prospects in application such as nano photoelectric and novel solar battery device owing to its peculiar structure and physical property.Because silicon materials are in the critical role of traditional microelectronic industry, the research of one dimension silicon nanowires has received great concern.Present silicon nanowire preparation method mainly contains chemical vapour deposition (CVD) and oxide assisting growth technology etc.These methods need quite high temperature and some complex apparatus usually, thereby cause higher production cost owing to the restriction of growth mechanism.As silicon line growth temperature in the patent 00117242.5 up to 1600-2000 ℃ [referring to Chinese patent 00117242.5, publication number 1277152, open date 2000.12.20].The nearest a kind of chemical corrosion technology that proposes can be easily goes out large-area silicon nanowire array [referring to Chinese patent CN1382626 in room temperature preparation; Chinese patent application numbers 2005100117533], this technology does not need high temperature and complex device.Though this technology can be applied to the silicon base that difference is mixed type, concentration and orientation, can control the length and the crystalline orientation of nano wire, this method is difficult to obtain the diameter homogeneous orderly silicon nanowires of arranging.Our seminar adopts pipe/polyhenylethylene nano ball and silica nanosphere mould plate technique to prepare diameter homogeneous orderly silicon nanowires [the Kuiqing Peng that arranges recently, Mingliang Zhang, Aijiang Lu, NingBew Wong, Ruiqin Zhang, Shuit-Tong Lee.Ordered Si nanowire arrays via NanosphereLithography and Metal-induced etching.Applied Physics Letters 2007,90,163123], but utilize pipe/polyhenylethylene nano playing skill art to prepare silicon nanowires and need adopt reactive ion etching (RIE), thereby cause serious reduction of silicon nanostructure preparation efficiency and cost to increase substantially.Simultaneously, all difficult preparation that realizes the bulk silicon micro nano structure of these two kinds of technology.
Summary of the invention
The object of the present invention is to provide a kind of preparation method of large-area ordered silicon micro-nano structure array of arranging, the area size of silicon micro-nano line has employed silicon substrate area decision, thereby can realize 4 inches even the more preparation of bulk silicon micro nano structure array.
The present invention combines metal catalytic silicon corrosion technology with photoetching technique, developed a kind of preparation method of large tracts of land high-sequential silicon micro-nano structure array; This large-area ordered silicon micro-nano structure is with a wide range of applications on solar cell, lithium cell cathode material and sensor construction.The technology of preparing of a kind of multi-purpose silicon micro-nano structure array that the present invention proposes, it is characterized in that: described method is carried out successively as follows:
(1) utilize photoetching technique the figure with micro nano structure on the photo mask board accurately to be replicated in the cleaning silicon wafer surface that scribbles photoresist.Slice, thin piece after the exposure is put into developer solution dissolve unwanted photoresist, the figure needed during with the acquisition corrosion, that the resist protection is arranged.
(2) utilize silicon chip surface deposition one deck silver (or gold) film of vacuum thermal evaporation technology after step (1) is handled.Subsequently the silicon chip that obtains is immersed in the stripping solution, the resist of silicon chip surface and silverskin or the golden film that covers are in the above removed.
(3) silicon chip that step (3) is obtained immerses and contains HF+H 2O 2+ H 2O (also can utilize Fe (NO 3) 3Deng the H in the oxidizing substance replacement corrosive liquid 2O 2) in the closed container of etchant solution, handled 4-150 minute for 25-50 degree centigrade.Sample is soaked at least one hour in the concentrated nitric acid solution the inside remove the residual silver of silicon micro-nano structure sample surfaces.
(4) utilize the platinum or the gold nano grain film of the discontinuous distribution of n type silicon micro-nano structure surface deposition that chemical plating or vacuum thermal evaporation technology obtain in step (3).The n type silicon micro-nano structure that is coated with platinum or gold nano grain film can be used as the optoelectronic pole use of efficiency light electrochemistry solar cell.
(5) the orderly silicon micro-nano structure material that obtains of step (3) can be used as the high-performance lithium cell negative electrode material and uses.
(6) the orderly silicon micro-nano structure material that obtains of step (3) can be used as highly sensitive gas sensitive and uses.
(7) utilize Raman active metal nanometer particle films such as silicon micro-nano structure surface deposition silver that chemical plating or vacuum thermal evaporation technology obtain in step (3) or gold.The silicon micro-nano structure that is coated with Raman active metal nanometer particle film such as silver can be used as active surface to be strengthened the Raman spectroscopy substrate and uses.
(8) carry out phosphorus (or boron) by the orderly silicon micro-nano structure material surface of the p type (or n type) that obtains in step (3) and diffuse to form the pn knot, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
(9) form the pn knot by orderly silicon micro-nano structure material surface deposition n type (or p type) semi-conducting material of the p type (or n type) that obtains in step (3) such as amorphous silicon etc., just behind the extraction electrode of two sides, obtain the silicon nanometer line solar battery of a monolithic.
(10) by behind the orderly silicon micro-nano structure material surface deposition intrinsic amorphous silicon membrane of the p type (or n type) that obtains in step (3), then deposit n type (or p type) amorphous silicon membrane again, thereby form PIN (or NIP) structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
In the preparation method of above-mentioned silicon nanowire array, described step 4 hydrofluoric acid concentration scope is between the 0.2mol/l-10mol/l, and the concentration of hydrogen peroxide scope is 0.02-2mol/L, and the iron nitrate concentration scope is 0.01-0.50mol/L.
In the present invention, the silicon micro-nano structure pattern is determined by the micro nano structure figure on the photo mask board.By the silicon face plated metal silver of vacuum thermal evaporation technology after photoetching (or gold) film, utilize photoresist lift off solution, with the resist of silicon chip surface and cover and to form periodic silver (or gold) membrane structure after in the above silver (or gold) film is removed.Utilize this silver with periodic structure (or gold) film as silicon at HF+H 2O 2+ H 2Corrode catalyst in the O solution, the etching time through suitable just can form the silicon micro-nano structure array that large tracts of land is arranged orderly.This preparation method condition is simple, can successfully prepare large-area ordered silicon micro-nano structure array of arranging, as the silicon micro-nano linear array.
Description of drawings
Fig. 1 is the scanning electron microscopy pattern of the silicon nanowire array of preparation of the present invention.
Embodiment
The present invention combines metal catalytic silicon corrosion technology with photoetching technique, realize the preparation of large tracts of land high-sequential silicon micro-nano structure array at silicon chip surface; This large-area ordered silicon micro-nano structure has potential application prospect on applications such as solar cell, lithium cell cathode material and transducer.
The present invention will be further described below in conjunction with embodiment:
Embodiment 1
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 100nm.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes for 25 degrees centigrade.Just obtain the silicon nanostructure array.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 2
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200nm.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 3
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 800nm.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 4
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 800nm.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 5
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 6
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 20 minutes, and just obtained the silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 7
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 2 microns.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained silicon micrometer structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.
Embodiment 8
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 2 microns.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained silicon micrometer structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Utilize the Pt nanoparticle film of chemical plating in the discontinuous distribution of n type silicon microstructure surface deposition.The n type silicon micro-nano structure that is coated with platinum can be used as the optoelectronic pole use of efficiency light electrochemistry solar cell.
Embodiment 9
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 20 minutes, and just obtained the silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Utilize the Pt nanoparticle film of chemical plating in the discontinuous distribution of n type silicon microstructure surface deposition.The n type silicon microstructure that is coated with platinum can be used as the optoelectronic pole use of efficiency light electrochemistry solar cell.
Embodiment 10
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 20 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Utilize the Pt nanoparticle film of chemical plating in the discontinuous distribution of n type silicon nanostructure surface deposition.The n type silicon nanostructure that is coated with platinum can be used as the optoelectronic pole use of efficiency light electrochemistry solar cell.
Embodiment 11
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Prepared orderly silicon nanostructure material can be used as the high-performance lithium cell negative electrode material and uses.
Embodiment 12
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 100 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 20 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Prepared orderly silicon nanostructure material can be used as the high-performance lithium cell negative electrode material and uses.
Embodiment 13
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 100 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 20 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.The silicon nanostructure surface deposition argent nanometer particle film that utilizes chemical plating to obtain.The silicon nanostructure that is coated with the silver nano-grain film can be used as active surface and strengthens the use of Raman spectroscopy substrate.
Embodiment 14
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.The silicon nanostructure surface deposition silver nano-grain film that utilizes chemical plating to obtain.The silicon nanostructure that is coated with the silver nano-grain film can be used as active surface and strengthens the use of Raman spectroscopy substrate.
Embodiment 15
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 600 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.The silicon nanostructure surface deposition silver nano-grain film that utilizes chemical plating to obtain.The silicon nanostructure that is coated with the silver nano-grain film can be used as active surface and strengthens the use of Raman spectroscopy substrate.
Embodiment 16
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 600 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.The silicon nanostructure surface deposition gold nano grain film that utilizes chemical plating to obtain.The silicon nanostructure that is coated with the gold nano grain film can be used as active surface and strengthens the use of Raman spectroscopy substrate.
Embodiment 17
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 600 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Form the pn knot by carry out phosphorous diffusion at the orderly silicon nanostructure material surface of p type, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
Embodiment 18
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Form the pn knot by carry out phosphorous diffusion at the orderly silicon micro-nano structure material surface of p type, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
Embodiment 19
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Form the pn knot by carry out boron diffusion at the orderly silicon micro-nano structure material surface of n type, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
Embodiment 20
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 2 microns.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon microstructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.Form the pn knot by carry out phosphorous diffusion on the orderly silicon microstructure of p type surface, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
Embodiment 21
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 2 microns.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon microstructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By form the pn knot at the orderly silicon microstructure surface deposition of p type n type amorphous silicon, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
Embodiment 22
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 400 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By forming the pn knot, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic at the orderly silicon nanostructure material surface deposition of p type n type amorphous silicon.
Embodiment 23
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon micro-nano structure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By forming the pn knot, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic at the orderly silicon micro-nano structure material surface deposition of p type n type amorphous silicon.
Embodiment 24
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 200 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the non-product silicon thin film of the orderly silicon microstructure array surface of p type deposition intrinsic, then deposit n type amorphous silicon membrane again, thereby form the PIN structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 25
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 400 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the orderly silicon micro-nano structure material surface of p type deposition intrinsic amorphous silicon membrane, then deposit n type amorphous silicon membrane again, thereby form the PIN structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 26
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 100 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the orderly silicon micro-nano structure material surface of p type deposition intrinsic amorphous silicon membrane, then deposit n type amorphous silicon membrane again, thereby form the PIN structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 27
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 100 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 50 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained the silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the orderly silicon micro-nano structure material surface of n type deposition intrinsic amorphous silicon membrane, then deposit p type amorphous silicon membrane again, thereby form the NIP structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 28
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 10 minutes, and just obtained orderly silicon microstructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the orderly silicon micro-nano structure material surface of n type deposition intrinsic amorphous silicon membrane, then deposit p type amorphous silicon membrane again, thereby form the NIP structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 29
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 2 microns.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 15 minutes, and just obtained orderly silicon microstructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By behind the orderly silicon micro-nano structure material surface of n type deposition intrinsic amorphous silicon membrane, then deposit p type amorphous silicon membrane again, thereby form the NIP structure, behind the extraction electrode of two sides, just obtain the silicon nanowires HIT solar cell of a monolithic.
Embodiment 30
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 80 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 15 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By in orderly silicon micro-nano structure material surface deposit metal electrodes, can become a simple gas sensor to gas sensitizations such as oxynitrides.
Embodiment 31
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 80 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+H 2O 2+ H 2In the closed container of O etchant solution, handled 15 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By at orderly silicon micro-nano structure material surface and back of the body surface deposition metal electrode, can become a simple gas sensor to gas sensitizations such as oxynitrides.
Embodiment 32
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 200 nanometers.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 80 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+Fe (NO 3) 3+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By at orderly silicon micro-nano structure material surface and back of the body surface deposition metal electrode, can become a simple gas sensor to gas sensitizations such as oxynitrides.
Embodiment 33
Coat photoresist at clean silicon surface; electron beam exposure accurately is replicated in the nanostructure figure on the photo mask board cleaning silicon wafer surface that scribbles photoresist; with dissolving unwanted photoresist in the developer solution; the figure needed when obtaining corrosion, that the resist protection is arranged, the figure live width is 1 micron.Utilize the high vacuum thermal evaporation techniques behind the metal silverskin of the deposition of the silicon chip surface after processing one deck 100 nanometer thickness, silicon chip is immersed in the photoresist lift off solution, the resist of silicon chip surface and the silverskin that covers are in the above removed.Immediately silicon chip immerses and contains HF+Fe (NO 3) 3+ H 2In the closed container of O etchant solution, handled 30 minutes, and just obtained orderly silicon nanostructure array for 25 degrees centigrade.Subsequently sample is soaked at least one hour to remove the silverskin on surface in the concentrated nitric acid solution the inside.By at orderly silicon micro-nano structure material surface and back of the body surface deposition metal electrode, can become a simple gas sensor to gas sensitizations such as oxynitrides.

Claims (4)

1, a kind of preparation technology of multi-purpose silicon micro-nano structure is characterized in that: described method is carried out successively as follows:
(1) utilize photoetching technique the figure with micro nano structure on the photo mask board accurately to be replicated in the cleaning silicon wafer surface that scribbles photoresist.Slice, thin piece after the exposure is put into developer solution dissolve unwanted photoresist, the figure needed during with the acquisition corrosion, that the resist protection is arranged.
(2) utilize silicon chip surface deposition layer of metal silver (or gold) film of high vacuum thermal evaporation techniques after step (1) is handled.Subsequently the silicon chip that obtains is immersed in the stripping solution, the resist of silicon chip surface and silverskin or the golden film that covers are in the above removed.
(3) silicon chip that step (2) is obtained immerses and contains HF+H 2O 2+ H 2O (also can utilize Fe (NO 3) 3Deng the H in the oxidizing substance replacement corrosive liquid 2O 2) in the closed container of etchant solution, handled 4-150 minute for 25-50 degree centigrade; Then sample is soaked the silver that at least one hour remove the silicon micro-nano structure sample surfaces in concentrated nitric acid solution the inside.
(4) utilize the platinum or the gold nano grain film of the 5-10 nanometer of the discontinuous distribution of n type silicon micro-nano structure surface deposition that chemical plating or vacuum thermal evaporation technology obtain in step (3).
(5) utilize Raman active metal nanometer particle films such as silicon micro-nano structure surface deposition silver that chemical plating or vacuum thermal evaporation technology obtain in step (3) or gold.The silicon micro-nano structure that is coated with Raman active metal nanometer particle film such as silver can be used as active surface to be strengthened the Raman spectroscopy substrate and uses.
(6) carry out phosphorus (or boron) by the orderly silicon micro-nano structure material surface of the p type (or n type) that obtains in step (3) and diffuse to form the pn knot, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
(7) form the pn knot by orderly silicon micro-nano structure material surface deposition n type (or p type) semi-conducting material of the p type (or n type) that obtains in step (3) such as amorphous silicon etc., just behind the extraction electrode of two sides, obtain the silicon nanometer line solar battery of a monolithic.
(8) by behind the orderly silicon micro-nano structure material surface deposition intrinsic amorphous silicon membrane of the p type (or n type) that obtains in step (3), then deposit n type (or p type) amorphous silicon membrane again, thereby form PIN (or NIP) structure, behind the extraction electrode of two sides, just obtain the silicon nanometer line solar battery of a monolithic.
2, preparation technology of multi-purpose silicon micro-nano structure according to claim 1, described step 3 hydrofluoric acid concentration scope is 1-10mol/L, and the concentration of hydrogen peroxide scope is 0.02-2mol/L, and the iron nitrate concentration scope is 0.05-0.20mol/L.
3, the orderly silicon micro-nano structure material that preparation technology of multi-purpose silicon micro-nano structure according to claim 1, described step 3 obtain is a kind of high-performance lithium cell negative electrode material, also is a kind of highly sensitive gas sensitive simultaneously.
4, the orderly silicon micro-nano structure material that preparation technology of multi-purpose silicon micro-nano structure according to claim 1, described step 4 obtain is a kind of high-performance optical electrochemistry solar cell photoelectric pole material.
CN2008101831350A 2008-12-12 2008-12-12 Preparation technology of multi-purpose silicon micro-nano structure Expired - Fee Related CN101540348B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2008101831350A CN101540348B (en) 2008-12-12 2008-12-12 Preparation technology of multi-purpose silicon micro-nano structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2008101831350A CN101540348B (en) 2008-12-12 2008-12-12 Preparation technology of multi-purpose silicon micro-nano structure

Publications (2)

Publication Number Publication Date
CN101540348A true CN101540348A (en) 2009-09-23
CN101540348B CN101540348B (en) 2011-03-16

Family

ID=41123434

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101831350A Expired - Fee Related CN101540348B (en) 2008-12-12 2008-12-12 Preparation technology of multi-purpose silicon micro-nano structure

Country Status (1)

Country Link
CN (1) CN101540348B (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101759143A (en) * 2010-01-15 2010-06-30 厦门大学 Method for controlling growth of micro-nano pore structure on silicon surface
CN101793855A (en) * 2010-03-26 2010-08-04 北京师范大学 Gas sensor with silicon micro-nano structure and manufacturing method thereof
CN101937946A (en) * 2010-09-16 2011-01-05 浙江大学 Surface texture method of solar battery silicon slice
CN101950763A (en) * 2010-07-09 2011-01-19 清华大学 Phosphorus-doped core-shell type structural solar cell based on silicon line arrays and fabrication method thereof
CN102074378A (en) * 2011-03-02 2011-05-25 复旦大学 Preparation method for solid state super capacitor
CN102130210A (en) * 2010-12-30 2011-07-20 中国科学院微电子研究所 Solar cell, antireflection structure thereof and forming method
CN102157621A (en) * 2011-03-03 2011-08-17 郑州大学 Square silicon nanometer hole and preparation method thereof
CN102201486A (en) * 2010-03-26 2011-09-28 北京师范大学 Preparation technology for silicon nano-aperture array photovoltaic material and photovoltaic cell
CN102212788A (en) * 2011-06-10 2011-10-12 北京工业大学 Method for preparing boron nitride film containing nano-silver particles
CN102556949A (en) * 2012-01-13 2012-07-11 合肥工业大学 Preparation method of silicon micro/nanometer line array with controllable dimension
CN102556953A (en) * 2012-02-16 2012-07-11 江苏大学 Method for preparing two-sided silicon nano-wire array
CN102621128A (en) * 2012-04-11 2012-08-01 中国科学院半导体研究所 Preparation method of large-area sequential controllable surface-enhanced Raman active substrate
CN102642807A (en) * 2012-05-09 2012-08-22 中国科学院合肥物质科学研究院 Preparation method of ordered silicon nanowire array
CN102646750A (en) * 2011-02-22 2012-08-22 中国科学院微电子研究所 Preparation method of silicon-based nano-pillar array solar cell
CN102646751A (en) * 2011-02-22 2012-08-22 中国科学院微电子研究所 Manufacturing method of quasi-black silicon high-efficiency solar cell with ultralow nanometer reflection-reducing structure
CN102738298A (en) * 2012-06-01 2012-10-17 华中科技大学 Micro-nano composite structure of solar battery photo anode and preparation method thereof
CN102842496A (en) * 2012-09-28 2012-12-26 中国科学院上海微系统与信息技术研究所 Preparation method for silicon-based nanometer array patterned substrate and silicon-based epitaxial layer
CN102951603A (en) * 2011-08-19 2013-03-06 新加坡科技研究局 Methods to form substrates for optical sensing by surface enhanced raman spectroscopy (sers) and substrates formed by methods
CN103028727A (en) * 2013-01-08 2013-04-10 江苏大学 Carbon black/ceramic/rare earth three phase nano-reinforced metal matrix micro-nano powder and preparation method thereof
CN103101877A (en) * 2013-01-28 2013-05-15 北京大学 Preparation method of gas sensitive element based on ordered nanowire arrays
CN103107335A (en) * 2011-10-05 2013-05-15 三星Sdi株式会社 Negative active material and lithium battery containing the negative active material
CN103526299A (en) * 2013-10-21 2014-01-22 北京师范大学 Method for preparing silicon nanostructured material
CN102104088B (en) * 2009-12-17 2014-03-12 吉林庆达新能源电力股份有限公司 Method for depositing amorphous silicon film in solar battery production
CN103950889A (en) * 2014-05-08 2014-07-30 清华大学 Preparation method of silicon nanowire array with excellent field emission performance and tip structure
CN104103700A (en) * 2014-07-23 2014-10-15 陕西师范大学 Silicon solar battery and manufacture method and device thereof
CN105197882A (en) * 2015-08-13 2015-12-30 中国科学院合肥物质科学研究院 Silicon nano cone array coated with gold film as well as preparation method and application thereof
CN106219483A (en) * 2016-08-09 2016-12-14 福建师范大学 A kind of preparation method of microelectrode array
CN106653952A (en) * 2017-01-17 2017-05-10 南京大学 Preparation method for silicon intermediate infrared antireflection microstructure
CN107946386A (en) * 2017-12-01 2018-04-20 浙江晶科能源有限公司 A kind of matte preparation method of black silion cell
CN112079329A (en) * 2020-08-20 2020-12-15 广东工业大学 Nanopore array based on Marangoni convection control and controllable processing method and application thereof
US11355584B2 (en) 2008-04-14 2022-06-07 Advanced Silicon Group Technologies, Llc Process for fabricating silicon nanostructures

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1312034C (en) * 2005-05-20 2007-04-25 清华大学 Process for preparing monocrystalline silicon nano line array with single axial arranging

Cited By (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11355584B2 (en) 2008-04-14 2022-06-07 Advanced Silicon Group Technologies, Llc Process for fabricating silicon nanostructures
CN102104088B (en) * 2009-12-17 2014-03-12 吉林庆达新能源电力股份有限公司 Method for depositing amorphous silicon film in solar battery production
CN101759143A (en) * 2010-01-15 2010-06-30 厦门大学 Method for controlling growth of micro-nano pore structure on silicon surface
CN102201486A (en) * 2010-03-26 2011-09-28 北京师范大学 Preparation technology for silicon nano-aperture array photovoltaic material and photovoltaic cell
CN101793855A (en) * 2010-03-26 2010-08-04 北京师范大学 Gas sensor with silicon micro-nano structure and manufacturing method thereof
CN101950763A (en) * 2010-07-09 2011-01-19 清华大学 Phosphorus-doped core-shell type structural solar cell based on silicon line arrays and fabrication method thereof
CN101937946B (en) * 2010-09-16 2012-05-09 浙江大学 Surface texture method of solar battery silicon slice
CN101937946A (en) * 2010-09-16 2011-01-05 浙江大学 Surface texture method of solar battery silicon slice
CN102130210A (en) * 2010-12-30 2011-07-20 中国科学院微电子研究所 Solar cell, antireflection structure thereof and forming method
CN102646751A (en) * 2011-02-22 2012-08-22 中国科学院微电子研究所 Manufacturing method of quasi-black silicon high-efficiency solar cell with ultralow nanometer reflection-reducing structure
CN102646750A (en) * 2011-02-22 2012-08-22 中国科学院微电子研究所 Preparation method of silicon-based nano-pillar array solar cell
CN102074378A (en) * 2011-03-02 2011-05-25 复旦大学 Preparation method for solid state super capacitor
CN102157621A (en) * 2011-03-03 2011-08-17 郑州大学 Square silicon nanometer hole and preparation method thereof
CN102157621B (en) * 2011-03-03 2013-03-13 郑州大学 Square silicon nanometer hole and preparation method thereof
CN102212788A (en) * 2011-06-10 2011-10-12 北京工业大学 Method for preparing boron nitride film containing nano-silver particles
CN102951603A (en) * 2011-08-19 2013-03-06 新加坡科技研究局 Methods to form substrates for optical sensing by surface enhanced raman spectroscopy (sers) and substrates formed by methods
CN103107335A (en) * 2011-10-05 2013-05-15 三星Sdi株式会社 Negative active material and lithium battery containing the negative active material
CN102556949A (en) * 2012-01-13 2012-07-11 合肥工业大学 Preparation method of silicon micro/nanometer line array with controllable dimension
CN102556953A (en) * 2012-02-16 2012-07-11 江苏大学 Method for preparing two-sided silicon nano-wire array
CN102621128A (en) * 2012-04-11 2012-08-01 中国科学院半导体研究所 Preparation method of large-area sequential controllable surface-enhanced Raman active substrate
CN102642807A (en) * 2012-05-09 2012-08-22 中国科学院合肥物质科学研究院 Preparation method of ordered silicon nanowire array
CN102642807B (en) * 2012-05-09 2014-11-26 中国科学院合肥物质科学研究院 Preparation method of ordered silicon nanowire array
CN102738298A (en) * 2012-06-01 2012-10-17 华中科技大学 Micro-nano composite structure of solar battery photo anode and preparation method thereof
CN102738298B (en) * 2012-06-01 2014-12-10 华中科技大学 Micro-nano composite structure of solar battery photo anode and preparation method thereof
CN102842496A (en) * 2012-09-28 2012-12-26 中国科学院上海微系统与信息技术研究所 Preparation method for silicon-based nanometer array patterned substrate and silicon-based epitaxial layer
CN103028727A (en) * 2013-01-08 2013-04-10 江苏大学 Carbon black/ceramic/rare earth three phase nano-reinforced metal matrix micro-nano powder and preparation method thereof
CN103101877A (en) * 2013-01-28 2013-05-15 北京大学 Preparation method of gas sensitive element based on ordered nanowire arrays
CN103101877B (en) * 2013-01-28 2016-04-27 北京大学 A kind of method for manufacturing gas sensor based on ordered nano linear array
CN103526299A (en) * 2013-10-21 2014-01-22 北京师范大学 Method for preparing silicon nanostructured material
CN103950889A (en) * 2014-05-08 2014-07-30 清华大学 Preparation method of silicon nanowire array with excellent field emission performance and tip structure
CN104103700A (en) * 2014-07-23 2014-10-15 陕西师范大学 Silicon solar battery and manufacture method and device thereof
CN105197882A (en) * 2015-08-13 2015-12-30 中国科学院合肥物质科学研究院 Silicon nano cone array coated with gold film as well as preparation method and application thereof
CN106219483A (en) * 2016-08-09 2016-12-14 福建师范大学 A kind of preparation method of microelectrode array
CN106653952A (en) * 2017-01-17 2017-05-10 南京大学 Preparation method for silicon intermediate infrared antireflection microstructure
CN106653952B (en) * 2017-01-17 2018-05-08 南京大学 A kind of preparation method of the middle infrared antireflective micro-structure of silicon
CN107946386A (en) * 2017-12-01 2018-04-20 浙江晶科能源有限公司 A kind of matte preparation method of black silion cell
CN112079329A (en) * 2020-08-20 2020-12-15 广东工业大学 Nanopore array based on Marangoni convection control and controllable processing method and application thereof

Also Published As

Publication number Publication date
CN101540348B (en) 2011-03-16

Similar Documents

Publication Publication Date Title
CN101540348B (en) Preparation technology of multi-purpose silicon micro-nano structure
Wang et al. Maskless inverted pyramid texturization of silicon
Li et al. Metal-assisted chemical etching for designable monocrystalline silicon nanostructure
Hu et al. Metal-catalyzed electroless etching of silicon in aerated HF/H2O vapor for facile fabrication of silicon nanostructures
CN102447011B (en) Method for manufacturing solar battery photoanode and product thereof
Schlur et al. Synthesis of zinc oxide nanorods or nanotubes on one side of a microcantilever
CN101226966B (en) Customizing electroconductive film of dye sensitization TiO2 nanocrystalline solar battery and preparation thereof
CN107064107B (en) A kind of super hydrophobic surface enhancing Raman substrate and preparation method thereof using the preparation of silicon nanometer dielectric material
CN102157621A (en) Square silicon nanometer hole and preparation method thereof
Singh et al. Fabrication of vertical silicon nanowire arrays on three-dimensional micro-pyramid-based silicon substrate
CN101540391A (en) Novel lithium battery cathode material
Wu et al. Development of p-type zinc oxide nanorods on zirconium-based metallic glass nanotube arrays by facile hydrothermal method for gas sensing applications
Ocak et al. CO2 sensing behavior of vertically aligned Si Nanowire/ZnO structures
CN102140037A (en) Method for realizing self-assembly of zinc oxide nanometer wires
Ge et al. Preparation and anti-reflection performance of porous silicon/gold nanocomposite structures
CN102856434B (en) Preparation method for square silicon nano-porous array
CN105347345A (en) Silicon micro-nano structure preparing method
Teng et al. High-density silicon nanowires prepared via a two-step template method
CN103526299A (en) Method for preparing silicon nanostructured material
CN103009730B (en) A kind of method and composite nano film thereof manufacturing composite nano film
US8945794B2 (en) Process for forming silver films on silicon
CN104505408A (en) Crystalline silicon nanopore array material and preparation method thereof
Turkevych et al. Hierarchically organized micro/nano-structures of TiO2
Aggarwal et al. Electricity Generation from Atmospheric Moisture Using a CdS/p‐Si Nanowire Hetero‐Junction Device
Cheng et al. Kinetic investigation of the electrochemical synthesis of vertically-aligned periodic arrays of silicon nanorods on (001) Si substrate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110316

Termination date: 20191212

CF01 Termination of patent right due to non-payment of annual fee