CN102074378A - Preparation method for solid state super capacitor - Google Patents
Preparation method for solid state super capacitor Download PDFInfo
- Publication number
- CN102074378A CN102074378A CN2011100495068A CN201110049506A CN102074378A CN 102074378 A CN102074378 A CN 102074378A CN 2011100495068 A CN2011100495068 A CN 2011100495068A CN 201110049506 A CN201110049506 A CN 201110049506A CN 102074378 A CN102074378 A CN 102074378A
- Authority
- CN
- China
- Prior art keywords
- preparation
- silver
- electric capacity
- solid
- state super
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/13—Energy storage using capacitors
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention relates to the technical field of solid state capacitors, in particular to a preparation method for a solid state super capacitor. The preparation method comprises the following steps of: firstly, preparing a high density metal silver nanometer crystal array by a chemical plating method; secondly, forming a quiet ordered deep groove structure with high density and high depth width ratio on a heavily doped low resistance silicon slice by taking the silver nanometer crystal as a catalyst through a metal assistant etching process; and finally, sequentially preparing an insulation medium layer, a seed metal layer and an upper electrode on the surface of the quirk by taking the quirk structure as a template to obtain the solid state super capacitor. The preparation method is simple in process and low in cost. The prepared super capacitor is not easy to be damaged and can be produced on a large scale.
Description
Technical field
The invention belongs to the solid capacitor technical field, be specifically related to a kind of preparation method of solid-state super electric capacity.
Background technology
At the electronic device that is used for the energy storage, solid-state super electric capacity has obtained concern widely owing to have high energy and power density simultaneously.The basic thought of solid-state super electric capacity is at first to form the loose structure with large surface area, utilizes this loose structure to form metal/insulator/metal (MIM) type electric capacity as the preparation template then.Based on this thought, the researcher successively adopts anodised aluminium and silicon trench structure to prepare nanometer super capacitor during the last ten years.The principle of anodised aluminium is that highly purified aluminium flake can form high density (10 at alumina surface through anodic oxidation
10Cm
-2) loose structure orderly, the hexagon array, and can obtain different-diameter (30~80nm) and the hole of the degree of depth by control of process condition.This anodised aluminium preparation technology prepares to get up more complicated because be a kind of electrochemical process, and repeatability is relatively poor, and template itself is relatively more fragile, and damage easily is so be unfavorable for producing in enormous quantities [1].And have good mechanical strength based on the deep groove structure of silicon, not fragile.Usually, can adopt photoetching and lithographic technique directly on monocrystalline silicon piece, to form deep-groove array, perhaps at first on silicon chip, form the metal nano array, on silicon chip, form deep-groove array by the metal assisted etch process then, prepare MIM electric capacity with these deep-groove arrays as template at last.Though the nanostructure deep-groove array that goes out by above-mentioned prepared has controllability, the metal nano array that forms by photoetching method is subject to mask aligner equipment, be difficult to obtain the high-density metal nano-array, and cost height [2].
List of references:
[1]P.?Banerjee,?I.?Perez,?L.?Henn-Lecordier,?S.?B.?Lee?and?G.?W.?Rubloff.?Nanotubular?metal–insulator–metal?capacitor?arrays?for?energy?storage[J].Nature?Nanotechnology?4(2009).
[2]?S.-W.?Chang,?J.?Oh,?S.?T.?Boles,?and?C.?V.?Thompson.?Fabrication?of?silicon?nanopillar-based?nanocapacitor?arrays[J].?Appl.?Phys.?Lett.?96,?153108?(2010).。
Summary of the invention
The object of the present invention is to provide a kind of technology simple, with low cost, the method for the not fragile and making solid-state super electric capacity that can produce in enormous quantities.
The method of making solid-state super electric capacity provided by the invention, its step is as follows:
At first, with chemical deposit prepared silver nano crystal array, specifically be that heavily doped low resistance silicon chip is dipped in the mixed solution of hydrofluoric acid and silver nitrate, make silver ion form silver-colored simple substance and silica by silicon atom exchange electronics, the silica of Xing Chenging is eroded by hydrofluoric acid simultaneously, and silver-colored subsequently simple substance forms separate silver-colored nanocrystalline by self assembly on silicon chip;
Then, be catalyst with this silver nano crystal array, in the mixed solution of hydrofluoric acid and hydrogen peroxide, heavily doped low resistance silicon chip is carried out the metal auxiliary etch, form density height, depth-to-width ratio greatly and very orderly deep-groove array structure;
At last, as template, prepare insulating medium layer, seed metal layer and top electrode successively, be prepared into solid-state super electric capacity on the deep trouth surface with this deep groove structure.
Among the present invention, the material of described insulating medium layer can be Al
2O
3, HfO
2, Ta
2O
5Or ZrO
2Deng.The preparation method is the atomic layer deposition method.
Among the present invention, the material of the described seed metal layer on the insulating medium layer can be TiN, TaN or W etc.The preparation method can be magnetically controlled sputter method.
Among the present invention, the upper electrode material of seed metal laminar surface is Ni or Cu, and the preparation method can be for electroplating.
The present invention adopts chemical deposit technology, and (density is 10 to prepare high desnity metal silver nano crystal array on silicon substrate
10~10
11Cm
-2), the nanocrystalline size of argent can be controlled in the ideal range of 30~60 nanometers.Avoided expensive photoetching process.
Description of drawings
Fig. 1: heavily doped low resistance silicon chip is dipped in hydrofluoric acid and the silver nitrate mixed solution carries out chemical plating, make silver-colored nano crystal array.
Fig. 2: nanocrystalline with silver is catalyst, and etching in the mixed solution of hydrofluoric acid and hydrogen peroxide forms deep-groove array in silicon chip.
Fig. 3: at the surface atom layer deposit insulating medium layer (as zirconia) of deep trouth.
Fig. 4: in the surface magnetic control sputtering seed metal layer (as titanium nitride) of insulating medium layer.
Fig. 5: at the electroplating surface top electrode (as copper) of seed metal layer.
Embodiment
Below in conjunction with the drawings and specific embodiments the present invention is carried out detailed explanation.
Step 1: please refer to Fig. 1, substrate 200 is dipped into chemical plating forms 201 in the mixed solution of hydrofluoric acid and silver nitrate, wherein 200 is heavily doped low resistance silicon chip; The 201st, silver, diameter is 30~60 nanometers.
Step 2: please refer to Fig. 2, nanocrystalline with silver as catalyst, use the mixed solution of hydrofluoric acid and hydrogen peroxide to carry out etching, thereby on 200, form deep-groove array 200.
Step 3: please refer to Fig. 3, at surface atom layer deposit one deck 202 of 200 deep trouths, insulating medium layer.Wherein 202 is zirconias, and thickness is 10~15 nanometers.
Step 4: please refer to Fig. 4, the surface reaction magnetron sputtering one deck 203 202 is as seed metal layer.Wherein 203 is titanium nitrides, and thickness is 5~10 nanometers.202 and 203 thickness sum should be no more than the diameter of 200 deep trouths.
Step 5: please refer to Fig. 5, the electroplating surface one deck 204 203 is as top electrode.Wherein 204 is copper, and thickness is 200~500 nanometers.
The solid-state super capacitor fabrication method that the present invention proposes, technology is simple, and is not with low cost, fragile and might produce in enormous quantities.
Claims (5)
1. the preparation method of a solid-state super electric capacity is characterized in that concrete steps are:
At first, with chemical deposit prepared silver nano crystal array, specifically be that heavily doped low resistance silicon chip is dipped in the mixed solution of hydrofluoric acid and silver nitrate, make silver ion and silicon atom exchange electronics form silver-colored simple substance and silica, the silica of Xing Chenging is eroded by hydrofluoric acid simultaneously, and silver-colored subsequently simple substance forms separate silver-colored nanocrystalline by self assembly on silicon chip;
Then, nanocrystalline with this silver is catalyst, in the mixed solution of hydrofluoric acid and hydrogen peroxide heavily doped low resistance silicon chip is carried out the metal auxiliary etch, forms density height, the big and orderly deep-groove array structure of depth-to-width ratio;
At last, as template, prepare insulating medium layer, seed metal layer and top electrode successively, be prepared into solid-state super electric capacity on the deep trouth surface with this deep-groove array structure.
2. the preparation method of solid-state super electric capacity according to claim 1, the material that it is characterized in that described insulating medium layer is Al
2O
3, HfO
2, Ta
2O
5Or ZrO
2The preparation method is the atomic layer deposition method.
3. the preparation method of solid-state super electric capacity according to claim 1 and 2, the material that it is characterized in that the described seed metal layer on the described insulating medium layer is TiN, TaN or W; The preparation method is a magnetron sputtering method.
4. the preparation method of solid-state super electric capacity according to claim 1 and 2, the material that it is characterized in that the top electrode of described seed metal laminar surface is Ni or Cu, the preparation method is for electroplating.
5. the preparation method of solid-state super electric capacity according to claim 1 is characterized in that the density of the silver-colored nano crystal array for preparing on the described silicon substrate is (10
10~10
11) cm
-2, silver-colored nanocrystalline size Control is in 30 nanometers~60 nanometers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011100495068A CN102074378A (en) | 2011-03-02 | 2011-03-02 | Preparation method for solid state super capacitor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011100495068A CN102074378A (en) | 2011-03-02 | 2011-03-02 | Preparation method for solid state super capacitor |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102074378A true CN102074378A (en) | 2011-05-25 |
Family
ID=44032884
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011100495068A Pending CN102074378A (en) | 2011-03-02 | 2011-03-02 | Preparation method for solid state super capacitor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102074378A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103413694A (en) * | 2013-07-24 | 2013-11-27 | 南京大学 | Method for manufacturing plane solid state supercapacitor |
CN103641059A (en) * | 2013-12-30 | 2014-03-19 | 中国人民解放军国防科学技术大学 | Silicon-pillared metal film nano-structure array and preparation method thereof |
CN104835865A (en) * | 2015-03-09 | 2015-08-12 | 中国计量学院 | AlGaN photoelectric cathode based on Ag nano particle catalysis wet etching |
CN110098065A (en) * | 2019-04-28 | 2019-08-06 | 复旦大学 | A kind of double silicon wafer base solid state super capacitors and preparation method thereof |
CN110092346A (en) * | 2019-04-17 | 2019-08-06 | 西安交通大学 | A kind of silicon substrate MEMS supercapacitor and preparation method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1693191A (en) * | 2005-05-20 | 2005-11-09 | 清华大学 | Process for preparing monocrystalline silicon nano line array with single axial arranging |
CN101302118A (en) * | 2008-03-31 | 2008-11-12 | 北京师范大学 | Preparation of silicon nanowire array |
CN101540348A (en) * | 2008-12-12 | 2009-09-23 | 北京师范大学 | Preparation technology of multi-purpose silicon micro-nano structure |
CN101887845A (en) * | 2010-06-03 | 2010-11-17 | 复旦大学 | Method for preparing nanometer super capacitor |
-
2011
- 2011-03-02 CN CN2011100495068A patent/CN102074378A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1693191A (en) * | 2005-05-20 | 2005-11-09 | 清华大学 | Process for preparing monocrystalline silicon nano line array with single axial arranging |
CN101302118A (en) * | 2008-03-31 | 2008-11-12 | 北京师范大学 | Preparation of silicon nanowire array |
CN101540348A (en) * | 2008-12-12 | 2009-09-23 | 北京师范大学 | Preparation technology of multi-purpose silicon micro-nano structure |
CN101887845A (en) * | 2010-06-03 | 2010-11-17 | 复旦大学 | Method for preparing nanometer super capacitor |
Non-Patent Citations (2)
Title |
---|
《APPLIED PHYSICS LETTERS》 20100415 Shih-wei Chang等 Fabrication of silicon nanopillar-based nanocapacitor arrays 1-3 , * |
《nature nanotechnology》 20090315 Parag Banerjee等 Nanotubular metal-insulator-metal capacitor arrays for energy storage 第4卷, * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103413694A (en) * | 2013-07-24 | 2013-11-27 | 南京大学 | Method for manufacturing plane solid state supercapacitor |
CN103413694B (en) * | 2013-07-24 | 2015-12-09 | 南京大学 | A kind of preparation method of plane solid state supercapacitor |
CN103641059A (en) * | 2013-12-30 | 2014-03-19 | 中国人民解放军国防科学技术大学 | Silicon-pillared metal film nano-structure array and preparation method thereof |
CN103641059B (en) * | 2013-12-30 | 2016-03-30 | 中国人民解放军国防科学技术大学 | Metal film nano-structure array that silicon post supports and preparation method thereof |
CN104835865A (en) * | 2015-03-09 | 2015-08-12 | 中国计量学院 | AlGaN photoelectric cathode based on Ag nano particle catalysis wet etching |
CN110092346A (en) * | 2019-04-17 | 2019-08-06 | 西安交通大学 | A kind of silicon substrate MEMS supercapacitor and preparation method thereof |
CN110092346B (en) * | 2019-04-17 | 2022-06-07 | 西安交通大学 | Silicon-based MEMS super capacitor and preparation method thereof |
CN110098065A (en) * | 2019-04-28 | 2019-08-06 | 复旦大学 | A kind of double silicon wafer base solid state super capacitors and preparation method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110997988B (en) | The valve metal layer is transformed into a template comprising a plurality of spaced (nano) channels and forming a spacer structure therein | |
Zhang et al. | Hierarchical CuCo 2 O 4 nanowire@ NiCo 2 O 4 nanosheet core/shell arrays for high-performance supercapacitors | |
JP3902883B2 (en) | Nanostructure and manufacturing method thereof | |
CN101996775B (en) | Method for preparing solid-state ultracapacitor | |
CN102074378A (en) | Preparation method for solid state super capacitor | |
US20130270118A1 (en) | Polycrystalline cuprous oxide nanowire array production method using low-temperature electrochemical growth | |
US20140342236A1 (en) | Scalable fabrication of one-dimensional and three-dimensional, conducting, nanostructured templates for diverse applications such as battery electrodes for next generation batteries | |
Wang et al. | Template-based synthesis and magnetic properties of Ni nanotube arrays with different diameters | |
CN101887845B (en) | Method for preparing nanometer super capacitor | |
JP5525090B2 (en) | Method for producing multi-element nanowires | |
CN105355448A (en) | MEMS super capacitor based on high dielectric constant film and preparation method thereof | |
CN106011969B (en) | Ni-based upper gold nano grain array and preparation method thereof | |
Leng et al. | Progress in metal-assisted chemical etching of silicon nanostructures | |
CN103803486A (en) | Preparation method of superfine silicon nanowire array | |
CN109437095A (en) | A kind of silicon nano hole construction manufacturing method that etching direction is controllable | |
CN102856434B (en) | Preparation method for square silicon nano-porous array | |
CN112151536B (en) | Three-dimensional integrated structure of nano capacitor and preparation method thereof | |
CN105463380B (en) | The preparation method of high saturation and magnetic intensity oxide lanthanon magnetic semiconductor nanometer lattice row | |
Ahmadzadeh et al. | Small-diameter magnetic and metallic nanowire arrays grown in anodic porous alumina templates anodized in selenic acid | |
CN103526299A (en) | Method for preparing silicon nanostructured material | |
CN106645077B (en) | The preparation method of SERS active-substrate of the spot size less than 5nm | |
JP4136730B2 (en) | Structure having pores and method for producing the same | |
CN108793065A (en) | A kind of preparation method for the MEMS supercapacitor that medium film thickness is controllable | |
CN109811313B (en) | Preparation method of porous alumina template on high-resistivity substrate | |
CN102290332B (en) | Method for preparing high-density silicon nanopore array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110525 |