CN101523359B - 具有减小数据高速缓存访问功率的微标签阵列的处理器及其应用 - Google Patents
具有减小数据高速缓存访问功率的微标签阵列的处理器及其应用 Download PDFInfo
- Publication number
- CN101523359B CN101523359B CN2007800369813A CN200780036981A CN101523359B CN 101523359 B CN101523359 B CN 101523359B CN 2007800369813 A CN2007800369813 A CN 2007800369813A CN 200780036981 A CN200780036981 A CN 200780036981A CN 101523359 B CN101523359 B CN 101523359B
- Authority
- CN
- China
- Prior art keywords
- data bits
- storing
- array
- micro tag
- tag array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 claims description 30
- 238000013500 data storage Methods 0.000 claims description 7
- 238000012423 maintenance Methods 0.000 claims 9
- 238000007726 management method Methods 0.000 description 11
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 10
- 238000007792 addition Methods 0.000 description 7
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 230000008859 change Effects 0.000 description 5
- 238000013519 translation Methods 0.000 description 5
- 230000014616 translation Effects 0.000 description 5
- 230000000712 assembly Effects 0.000 description 4
- 238000000429 assembly Methods 0.000 description 4
- 238000007667 floating Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000004146 energy storage Methods 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/383—Operand prefetching
- G06F9/3832—Value prediction for operands; operand history buffers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1028—Power efficiency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/608—Details relating to cache mapping
- G06F2212/6082—Way prediction in set-associative cache
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (36)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/505,865 US7650465B2 (en) | 2006-08-18 | 2006-08-18 | Micro tag array having way selection bits for reducing data cache access power |
US11/505,869 US7657708B2 (en) | 2006-08-18 | 2006-08-18 | Methods for reducing data cache access power in a processor using way selection bits |
US11/505,869 | 2006-08-18 | ||
US11/505,865 | 2006-08-18 | ||
PCT/US2007/017896 WO2008024221A2 (en) | 2006-08-18 | 2007-08-15 | Micro tag reducing cache power |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101523359A CN101523359A (zh) | 2009-09-02 |
CN101523359B true CN101523359B (zh) | 2011-06-22 |
Family
ID=39102703
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007800369813A Expired - Fee Related CN101523359B (zh) | 2006-08-18 | 2007-08-15 | 具有减小数据高速缓存访问功率的微标签阵列的处理器及其应用 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7657708B2 (zh) |
CN (1) | CN101523359B (zh) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8069354B2 (en) | 2007-08-14 | 2011-11-29 | Mips Technologies, Inc. | Power management for system having one or more integrated circuits |
US8078897B2 (en) * | 2008-01-18 | 2011-12-13 | Texas Instruments Incorporated | Power management in federated/distributed shared memory architecture |
CA3039236C (en) | 2008-07-08 | 2022-05-17 | Proteus Digital Health, Inc. | Ingestible event marker data framework |
US9678878B2 (en) | 2008-09-30 | 2017-06-13 | Intel Corporation | Disabling cache portions during low voltage operations |
US8103830B2 (en) | 2008-09-30 | 2012-01-24 | Intel Corporation | Disabling cache portions during low voltage operations |
US8631207B2 (en) * | 2009-12-26 | 2014-01-14 | Intel Corporation | Cache memory power reduction techniques |
US8341355B2 (en) | 2010-05-25 | 2012-12-25 | International Business Machines Corporation | Reducing energy consumption of set associative caches by reducing checked ways of the set association |
US20120290780A1 (en) * | 2011-01-27 | 2012-11-15 | Mips Technologies Inc. | Multithreaded Operation of A Microprocessor Cache |
US8904109B2 (en) * | 2011-01-28 | 2014-12-02 | Freescale Semiconductor, Inc. | Selective cache access control apparatus and method thereof |
US8756405B2 (en) | 2011-05-09 | 2014-06-17 | Freescale Semiconductor, Inc. | Selective routing of local memory accesses and device thereof |
US9396117B2 (en) | 2012-01-09 | 2016-07-19 | Nvidia Corporation | Instruction cache power reduction |
US8612690B2 (en) | 2012-01-17 | 2013-12-17 | Qualcomm Incorporated | Method for filtering traffic to a physically-tagged data cache |
US9552032B2 (en) | 2012-04-27 | 2017-01-24 | Nvidia Corporation | Branch prediction power reduction |
CN103019945B (zh) * | 2012-11-26 | 2016-08-17 | 北京北大众志微系统科技有限责任公司 | 一种访存指令的执行方法 |
US9367468B2 (en) * | 2013-01-15 | 2016-06-14 | Qualcomm Incorporated | Data cache way prediction |
CN107710172B (zh) * | 2015-06-02 | 2020-07-07 | 华为技术有限公司 | 存储器的访问系统及方法 |
CN105260332B (zh) * | 2015-09-09 | 2018-04-20 | 北京三未信安科技发展有限公司 | 一种对cpld数据包进行有序存储的方法及系统 |
GB2547893B (en) * | 2016-02-25 | 2018-06-06 | Advanced Risc Mach Ltd | Combining part of an offset with a corresponding part of a base address and comparing with a reference address |
US10599566B2 (en) * | 2016-11-29 | 2020-03-24 | Qualcomm Incorporated | Multi-mode cache invalidation |
US11507174B2 (en) * | 2020-02-25 | 2022-11-22 | Qualcomm Incorporated | System physical address size aware cache memory |
CN113778526B (zh) * | 2021-11-12 | 2022-02-22 | 北京微核芯科技有限公司 | 一种基于Cache的流水线的执行方法及装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6374342B1 (en) * | 2000-01-31 | 2002-04-16 | Kabushiki Kaisha Toshiba | Translation lookaside buffer match detection using carry of lower side bit string of address addition |
CN1525335A (zh) * | 2003-04-25 | 2004-09-01 | 智慧第一公司 | 联系响应与储存缓冲高速缓存线的微处理器及其装置与方法 |
CN1763730A (zh) * | 2004-10-22 | 2006-04-26 | 富士通株式会社 | 用于在处理环境中提供路径记忆的系统和方法 |
Family Cites Families (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5109520A (en) * | 1985-02-19 | 1992-04-28 | Tektronix, Inc. | Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers |
US5021945A (en) * | 1985-10-31 | 1991-06-04 | Mcc Development, Ltd. | Parallel processor system for processing natural concurrencies and method therefor |
US5781753A (en) * | 1989-02-24 | 1998-07-14 | Advanced Micro Devices, Inc. | Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions |
US5091851A (en) * | 1989-07-19 | 1992-02-25 | Hewlett-Packard Company | Fast multiple-word accesses from a multi-way set-associative cache memory |
US5440749A (en) | 1989-08-03 | 1995-08-08 | Nanotronics Corporation | High performance, low cost microprocessor architecture |
EP0461923B1 (en) * | 1990-06-15 | 1997-10-01 | Compaq Computer Corporation | True least recently used replacement apparatus |
EP0503514B1 (en) * | 1991-03-11 | 1998-11-18 | Silicon Graphics, Inc. | Backward-compatible computer architecture with extended word size and address space |
US5961629A (en) * | 1991-07-08 | 1999-10-05 | Seiko Epson Corporation | High performance, superscalar-based computer system with out-of-order instruction execution |
US5493667A (en) * | 1993-02-09 | 1996-02-20 | Intel Corporation | Apparatus and method for an instruction cache locking scheme |
US6079014A (en) * | 1993-12-02 | 2000-06-20 | Intel Corporation | Processor that redirects an instruction fetch pipeline immediately upon detection of a mispredicted branch while committing prior instructions to an architectural state |
US5740402A (en) * | 1993-12-15 | 1998-04-14 | Silicon Graphics, Inc. | Conflict resolution in interleaved memory systems with multiple parallel accesses |
US5493523A (en) * | 1993-12-15 | 1996-02-20 | Silicon Graphics, Inc. | Mechanism and method for integer divide involving pre-alignment of the divisor relative to the dividend |
US5526504A (en) * | 1993-12-15 | 1996-06-11 | Silicon Graphics, Inc. | Variable page size translation lookaside buffer |
US5604909A (en) * | 1993-12-15 | 1997-02-18 | Silicon Graphics Computer Systems, Inc. | Apparatus for processing instructions in a computing system |
US5510934A (en) * | 1993-12-15 | 1996-04-23 | Silicon Graphics, Inc. | Memory system including local and global caches for storing floating point and integer data |
US5572704A (en) * | 1993-12-15 | 1996-11-05 | Silicon Graphics, Inc. | System and method for controlling split-level caches in a multi-processor system including data loss and deadlock prevention schemes |
US5537538A (en) * | 1993-12-15 | 1996-07-16 | Silicon Graphics, Inc. | Debug mode for a superscalar RISC processor |
US6393550B1 (en) * | 1993-12-30 | 2002-05-21 | Intel Corporation | Method and apparatus for pipeline streamlining where resources are immediate or certainly retired |
US5606683A (en) * | 1994-01-28 | 1997-02-25 | Quantum Effect Design, Inc. | Structure and method for virtual-to-physical address translation in a translation lookaside buffer |
US5586278A (en) * | 1994-03-01 | 1996-12-17 | Intel Corporation | Method and apparatus for state recovery following branch misprediction in an out-of-order microprocessor |
US6216200B1 (en) * | 1994-10-14 | 2001-04-10 | Mips Technologies, Inc. | Address queue |
WO1996012228A1 (en) * | 1994-10-14 | 1996-04-25 | Silicon Graphics, Inc. | Redundant mapping tables |
EP0803095A1 (en) * | 1994-10-14 | 1997-10-29 | Silicon Graphics, Inc. | Indexing and multiplexing of interleaved cache memory arrays |
WO1996012231A1 (en) * | 1994-10-14 | 1996-04-25 | Silicon Graphics, Inc. | A translation buffer for detecting and preventing conflicting virtual addresses from being stored therein |
US5625789A (en) * | 1994-10-24 | 1997-04-29 | International Business Machines Corporation | Apparatus for source operand dependendency analyses register renaming and rapid pipeline recovery in a microprocessor that issues and executes multiple instructions out-of-order in a single cycle |
US5675758A (en) * | 1994-11-15 | 1997-10-07 | Advanced Micro Devices, Inc. | Processor having primary integer execution unit and supplemental integer execution unit for performing out-of-order add and move operations |
US5546545A (en) * | 1994-12-09 | 1996-08-13 | International Business Machines Corporation | Rotating priority selection logic circuit |
US5732242A (en) * | 1995-03-24 | 1998-03-24 | Silicon Graphics, Inc. | Consistently specifying way destinations through prefetching hints |
US5848433A (en) * | 1995-04-12 | 1998-12-08 | Advanced Micro Devices | Way prediction unit and a method for operating the same |
JPH0950401A (ja) | 1995-08-09 | 1997-02-18 | Toshiba Corp | キャッシュメモリ及びそれを備えた情報処理装置 |
JPH0991136A (ja) * | 1995-09-25 | 1997-04-04 | Toshiba Corp | 信号処理装置 |
US5799165A (en) * | 1996-01-26 | 1998-08-25 | Advanced Micro Devices, Inc. | Out-of-order processing that removes an issued operation from an execution pipeline upon determining that the operation would cause a lengthy pipeline delay |
US5764999A (en) * | 1995-10-10 | 1998-06-09 | Cyrix Corporation | Enhanced system management mode with nesting |
US5670898A (en) * | 1995-11-22 | 1997-09-23 | Silicon Graphics, Inc. | Low-power, compact digital logic topology that facilitates large fan-in and high-speed circuit performance |
US5860151A (en) * | 1995-12-07 | 1999-01-12 | Wisconsin Alumni Research Foundation | Data cache fast address calculation system and method |
US5864707A (en) * | 1995-12-11 | 1999-01-26 | Advanced Micro Devices, Inc. | Superscalar microprocessor configured to predict return addresses from a return stack storage |
US5734881A (en) * | 1995-12-15 | 1998-03-31 | Cyrix Corporation | Detecting short branches in a prefetch buffer using target location information in a branch target cache |
US6108769A (en) * | 1996-05-17 | 2000-08-22 | Advanced Micro Devices, Inc. | Dependency table for reducing dependency checking hardware |
GB2317469B (en) * | 1996-09-23 | 2001-02-21 | Advanced Risc Mach Ltd | Data processing system register control |
US5966734A (en) * | 1996-10-18 | 1999-10-12 | Samsung Electronics Co., Ltd. | Resizable and relocatable memory scratch pad as a cache slice |
US5802386A (en) * | 1996-11-19 | 1998-09-01 | International Business Machines Corporation | Latency-based scheduling of instructions in a superscalar processor |
US5909572A (en) * | 1996-12-02 | 1999-06-01 | Compaq Computer Corp. | System and method for conditionally moving an operand from a source register to a destination register |
US5864341A (en) | 1996-12-09 | 1999-01-26 | International Business Machines Corporation | Instruction dispatch unit and method for dynamically classifying and issuing instructions to execution units with non-uniform forwarding |
IT1290499B1 (it) * | 1997-03-28 | 1998-12-04 | Borg Warner Automotive | Tenditore per catene,con pattino in materia plastica e molla/e a lamina ad estremita' ricurve |
US6044478A (en) * | 1997-05-30 | 2000-03-28 | National Semiconductor Corporation | Cache with finely granular locked-down regions |
US6085315A (en) * | 1997-09-12 | 2000-07-04 | Siemens Aktiengesellschaft | Data processing device with loop pipeline |
US6076159A (en) * | 1997-09-12 | 2000-06-13 | Siemens Aktiengesellschaft | Execution of a loop instructing in a loop pipeline after detection of a first occurrence of the loop instruction in an integer pipeline |
US6304960B1 (en) * | 1998-08-06 | 2001-10-16 | Intel Corporation | Validating prediction for branches in a cluster via comparison of predicted and condition selected tentative target addresses and validation of branch conditions |
US6223278B1 (en) * | 1998-11-05 | 2001-04-24 | Intel Corporation | Method and apparatus for floating point (FP) status word handling in an out-of-order (000) Processor Pipeline |
US6308252B1 (en) * | 1999-02-04 | 2001-10-23 | Kabushiki Kaisha Toshiba | Processor method and apparatus for performing single operand operation and multiple parallel operand operation |
US6473837B1 (en) * | 1999-05-18 | 2002-10-29 | Advanced Micro Devices, Inc. | Snoop resynchronization mechanism to preserve read ordering |
JP2001034537A (ja) * | 1999-07-23 | 2001-02-09 | Toshiba Corp | アドレス変換回路 |
US6546477B1 (en) * | 1999-09-20 | 2003-04-08 | Texas Instruments Incorporated | Memory management in embedded systems with dynamic object instantiation |
US6446197B1 (en) * | 1999-10-01 | 2002-09-03 | Hitachi, Ltd. | Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions |
US6430655B1 (en) * | 2000-01-31 | 2002-08-06 | Mips Technologies, Inc. | Scratchpad RAM memory accessible in parallel to a primary cache |
US20010052053A1 (en) | 2000-02-08 | 2001-12-13 | Mario Nemirovsky | Stream processing unit for a multi-streaming processor |
US7032226B1 (en) | 2000-06-30 | 2006-04-18 | Mips Technologies, Inc. | Methods and apparatus for managing a buffer of events in the background |
US6557127B1 (en) * | 2000-02-28 | 2003-04-29 | Cadence Design Systems, Inc. | Method and apparatus for testing multi-port memories |
US6915395B1 (en) | 2000-05-03 | 2005-07-05 | Sun Microsystems, Inc. | Active address content addressable memory |
US6757817B1 (en) | 2000-05-19 | 2004-06-29 | Intel Corporation | Apparatus having a cache and a loop buffer |
US6505285B1 (en) * | 2000-06-26 | 2003-01-07 | Ncr Corporation | Scratch segment subsystem for a parallel processing database system |
US6760835B1 (en) | 2000-11-22 | 2004-07-06 | Lsi Logic Corporation | Instruction branch mispredict streaming |
US6988172B2 (en) * | 2002-04-29 | 2006-01-17 | Ip-First, Llc | Microprocessor, apparatus and method for selectively associating store buffer cache line status with response buffer cache line status |
US7003630B1 (en) * | 2002-06-27 | 2006-02-21 | Mips Technologies, Inc. | Mechanism for proxy management of multiprocessor storage hierarchies |
US6836833B1 (en) | 2002-10-22 | 2004-12-28 | Mips Technologies, Inc. | Apparatus and method for discovering a scratch pad memory configuration |
US7020752B2 (en) * | 2003-02-07 | 2006-03-28 | Sun Microsystems, Inc. | Apparatus and method for snoop access in a dual access, banked and pipelined data cache memory unit |
US7159103B2 (en) | 2003-03-24 | 2007-01-02 | Infineon Technologies Ag | Zero-overhead loop operation in microprocessor having instruction buffer |
US7418575B2 (en) * | 2003-07-29 | 2008-08-26 | Stretch, Inc. | Long instruction word processing with instruction extensions |
EP1658563B1 (en) * | 2003-08-28 | 2013-06-05 | MIPS Technologies, Inc. | Apparatus, and method for initiation of concurrent instruction streams in a multithreading microprocessor |
US7117290B2 (en) * | 2003-09-03 | 2006-10-03 | Advanced Micro Devices, Inc. | MicroTLB and micro tag for reducing power in a processor |
JP4607517B2 (ja) * | 2003-09-03 | 2011-01-05 | 東京エレクトロン株式会社 | プラズマ処理装置 |
US20050050278A1 (en) * | 2003-09-03 | 2005-03-03 | Advanced Micro Devices, Inc. | Low power way-predicted cache |
JP3834323B2 (ja) * | 2004-04-30 | 2006-10-18 | 日本電気株式会社 | キャッシュメモリおよびキャッシュ制御方法 |
US7185170B2 (en) * | 2004-08-27 | 2007-02-27 | Freescale Semiconductor, Inc. | Data processing system having translation lookaside buffer valid bits with lock and method therefor |
US20060095732A1 (en) | 2004-08-30 | 2006-05-04 | Tran Thang M | Processes, circuits, devices, and systems for scoreboard and other processor improvements |
-
2006
- 2006-08-18 US US11/505,869 patent/US7657708B2/en active Active
-
2007
- 2007-08-15 CN CN2007800369813A patent/CN101523359B/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6374342B1 (en) * | 2000-01-31 | 2002-04-16 | Kabushiki Kaisha Toshiba | Translation lookaside buffer match detection using carry of lower side bit string of address addition |
CN1525335A (zh) * | 2003-04-25 | 2004-09-01 | 智慧第一公司 | 联系响应与储存缓冲高速缓存线的微处理器及其装置与方法 |
CN1763730A (zh) * | 2004-10-22 | 2006-04-26 | 富士通株式会社 | 用于在处理环境中提供路径记忆的系统和方法 |
Also Published As
Publication number | Publication date |
---|---|
CN101523359A (zh) | 2009-09-02 |
US7657708B2 (en) | 2010-02-02 |
US20080046653A1 (en) | 2008-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101523359B (zh) | 具有减小数据高速缓存访问功率的微标签阵列的处理器及其应用 | |
CN101375228B (zh) | 具有省电指令高速缓存通路预测器和指令代替方案的微处理器 | |
CN101377736B (zh) | 乱序执行微处理器以及宏指令处理方法 | |
CN102906719B (zh) | 输入/输出地址到存储器地址的转换 | |
CN100573477C (zh) | 管理锁定的高速缓冲存储器中的组替换的系统和方法 | |
CN102483719B (zh) | 基于块的非透明高速缓存 | |
US7650465B2 (en) | Micro tag array having way selection bits for reducing data cache access power | |
CN100390756C (zh) | 一种将储存数据重新导向的虚拟集合高速缓存 | |
US20150019834A1 (en) | Memory hierarchy using page-based compression | |
TWI698745B (zh) | 快取記憶體、用於操作快取記憶體之方法及其之非暫時性電腦可讀媒體 | |
US9477605B2 (en) | Memory hierarchy using row-based compression | |
CN103729306A (zh) | 经由地址范围检查的多cpu块无效操作绕过 | |
US11650825B2 (en) | Coprocessor synchronizing instruction suppression | |
CN113316772A (zh) | 用于启用具有指示符的部分数据传输的系统、方法和装置 | |
CN104937568A (zh) | 用于多页尺寸转换后备缓冲器(tlb)的装置和方法 | |
CN103778070A (zh) | 多个块一致性操作的并行处理 | |
CN101211256A (zh) | 一种专用双流水线risc指令系统及其操作方法 | |
JP5954112B2 (ja) | メモリ装置、演算処理装置、及びキャッシュメモリ制御方法 | |
CN101313290B (zh) | 对仅m×n位外围设备执行n位写入访问的系统和方法 | |
CN101833517B (zh) | 快取存储器系统及其存取方法 | |
CN101535947A (zh) | 两次发布的条件移动指令及其应用 | |
TWI723069B (zh) | 用於在多個快取層級之間的共用最近最少使用(lru)策略的設備及方法 | |
EP1807767A1 (en) | A virtual address cache and method for sharing data stored in a virtual address cache | |
JP7070384B2 (ja) | 演算処理装置、メモリ装置、及び演算処理装置の制御方法 | |
US20190138308A1 (en) | Unaligned memory accesses |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: ARM FINANCE OVERSEAS LTD. Free format text: FORMER OWNER: BRIDGE DECK LLC Effective date: 20141210 Owner name: BRIDGE DECK LLC Free format text: FORMER OWNER: MIPS TECHNOLOGIES INC. Effective date: 20141210 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20141210 Address after: cambridge Patentee after: ARM Overseas Finance Co.,Ltd. Address before: American New Jersey Patentee before: Overpass Bridge Co.,Ltd. Effective date of registration: 20141210 Address after: American New Jersey Patentee after: Overpass Bridge Co.,Ltd. Address before: American California Patentee before: MIPS Technologies, Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110622 |
|
CF01 | Termination of patent right due to non-payment of annual fee |