CN101465704B - Method for asynchronously loading and accurately positioning impulse signal in synchronous channel - Google Patents

Method for asynchronously loading and accurately positioning impulse signal in synchronous channel Download PDF

Info

Publication number
CN101465704B
CN101465704B CN2007101725376A CN200710172537A CN101465704B CN 101465704 B CN101465704 B CN 101465704B CN 2007101725376 A CN2007101725376 A CN 2007101725376A CN 200710172537 A CN200710172537 A CN 200710172537A CN 101465704 B CN101465704 B CN 101465704B
Authority
CN
China
Prior art keywords
pulse
frame
byte
pulse frame
recurrent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007101725376A
Other languages
Chinese (zh)
Other versions
CN101465704A (en
Inventor
焦群
张磊
岑宗浩
张辉勇
朱炜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Yongneng Energy Technology Co., Ltd.
East China Grid Co Ltd
Nanjing Automation Research Institute
Original Assignee
Shanghai Yongneng Electric Science & Technology Development Co Ltd
East China Grid Co Ltd
Nanjing Automation Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Yongneng Electric Science & Technology Development Co Ltd, East China Grid Co Ltd, Nanjing Automation Research Institute filed Critical Shanghai Yongneng Electric Science & Technology Development Co Ltd
Priority to CN2007101725376A priority Critical patent/CN101465704B/en
Publication of CN101465704A publication Critical patent/CN101465704A/en
Application granted granted Critical
Publication of CN101465704B publication Critical patent/CN101465704B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

The invention discloses a method for asynchronously loading pulse signal into synchronous channel and accurate positioning, which solves the problem that pulse signal is asynchronously loaded into synchronous channel through framing method in the process that automatic time delay compensation is realized in E1 synchronous communication channel. The technical proposal includes that based on the bidirectional pulse time delay compensation principle, the method realizes automatic time delay compensation in E1 synchronous communication channel; the problem that pulse signal is asynchronously loaded into synchronous channel through framing method in the process is solved, and the problems of performing positioning in frame transmission process and improving positioning accuracy are solved. The invention is applicable to time synchronous apparatuses.

Description

Asynchronous synchronizing channel and the pinpoint method of packing into of pulse signal
Technical field
The present invention relates to pack into the method for passage and location of a kind of pulse signal, relate in particular to and a kind ofly on the basis of bidirectional pulse method delay compensation technology, launch, adopt the async framing scheme of packing into, supporting location survey and phase place adjustment technology are the method that realizes that passage two ends time synchronism equipment pulse generator phase place provides automatically synchronously.
Background technology
The bidirectional pulse method make-up time signal propagation delay time commonly used in the time synchronized field, bidirectional pulse ratio juris and delay compensation process are seen Fig. 1, both sides send out correction pulse simultaneously mutually, calculate and the compensating signal propagation delay time, process is described below: both sides arrange the mutual correction pulse of sending out of the moment that each comfortable adjustment cycle is T (for example 0.1 second, the non-precise time of T); Host node M and send out correction pulse mutually by communication system from node S measures local terminal simultaneously and sends to the time that receives the other side's pulse signal, and the measured value of host node M is TM, is TS from the measured value of node S; Host node M transmits measured value and arrives from node S; Symmetry transmission system delay compensation computing formula is (TM-TS)/2; In the phase place of adjusting time pulse from node APC, it is in full accord with the time pulse that host node end RTG sends from the impulse phase (time) of node APC output to adjust the back; The said process cycle repeats, and just can realize on the main and subordinate node time synchronized between two periodic pulse trains.
Fig. 2 shows the structure of time delay compensation system, sees also Fig. 2, and calibration pulse time generator (RTG) 10 connects measuring unit interpulse period (M-TIC) 11 of first direction signal propagation delay time unit 12 and host node.Second direction signal propagation delay time unit 13 connects the measuring unit 11 interpulse period of host nodes.First direction signal propagation delay time unit 12 connects impulse phase adjustment units (APC) 14 and from measuring unit interpulse period (S-TIC) 15 of node.Computing unit 16 receives measuring unit interpulse period (M-TIC) 11 of host nodes and from measuring unit interpulse period (S-TIC) 15 of node, calculate (TM-TS)/2, wherein TM is the time value that host node side M-TIC11 measures, and TS is the time value of measuring from node side S-TIC15.Result of calculation exports impulse phase adjustment unit 14 to.
In the process that the bidirectional pulse method realizes in the E1 passage problem of a key be when pulse sequence signal (for example the cycle is one second a pulse per second (PPS) sequence) is asynchronous with E1 isochronous communication channel timing system how with pulse sequence signal in the position of the pulse isochronous communication channel of packing into be delivered to a distant place, because the asynchronous meeting of two systems causes pulse to pass through the uncertain of communication port latency measurement, thereby influences the accuracy of two dimensional method delay compensation.
Summary of the invention
The objective of the invention is to address the above problem, provide a kind of pulse signal asynchronous synchronizing channel and the pinpoint method of packing into, solved in the process that in the E1 isochronous communication channel, realizes the automatic delay compensation and solved pulse signal, solved the problem of in the frame transport process, locating and improve positioning accuracy by the asynchronous synchronizing channel problem of packing into of framing method.
Technical scheme of the present invention is: the present invention has disclosed asynchronous synchronizing channel and the pinpoint method of packing into of a kind of pulse signal, the process and the pinpoint process of the signal asynchronous E1 of packing into the synchronizing channel of pulse when comprising with bidirectional pulse method delay compensation,
Wherein the process of the asynchronous synchronizing channel of packing into of this pulse signal comprises:
(1) from respectively the recurrent pulse of oneself being formed pulse frame in the mode of framing with master in a pulse period, the E1 up-downgoing synchronizing channel of packing into forms the pulsing frame among sending sequence;
(2) the other side can receive corresponding pulse frame from the receive path sequence, and according to the position that frame is determined pulse frame of separating of pulse frame;
(3) measure respectively by the measuring system at two ends and send pulse frame and received pulse frame the time interval with respect to the respective pulses of local terminal reference pulse sequence, the time interval data that measure respectively at two ends is t1, t2, t3, t4, wherein t1 is illustrated in one from holding recurrent pulse in the cycle, till pulse byte in the pulse frame that end recurrent pulse upper edge begins to produce to pulse is thus sent, with measuring from the end time measurement system, t2 is illustrated in a main end recurrent pulse in the cycle, autonomous end recurrent pulse upper edge begins to end to the pulse byte that correctly receives from the pulse frame that end produces, measure with main end time measurement system, t3 is illustrated in a main end recurrent pulse in the cycle, pulse byte in the pulse frame that autonomous end recurrent pulse upper edge begins to produce to pulse is thus sent and is ended, measure with main end measuring system, t4 is illustrated in one from holding recurrent pulse in the cycle, since end recurrent pulse upper edge begins to hold the pulse byte in the pulse frame that produces to end to correctly receiving the master, use from the measurement of end time measurement system;
This pinpoint process comprises:
(4) be coded in the pulse frame that produces unique representative pulse in the synchronizing channel system of framing according to pulse frame;
(5) this pulse frame is packed into E1 synchronizing channel system sends, and the moment that sends pulse frame is represented the rough position of pulse frame;
(6) byte that identifies in coded sequence in the pulse frame is a pulse frame active position byte, and first bit that defines after this byte is the pulse frame position that is accurate to bit;
(7) utilize pulse frame position bit to select the exact position of the jumping of wherein unique synchronization timing clock signal, accurately measure t1 and t3 by this jumping edge along this pulse frame of expression;
(8) identify the rough position of pulse frame at the receiving terminal of synchronizing channel system, be pulse frame active position byte by a byte that identifies in the pulse frame again, and first bit that defines after this byte is the pulse frame position that is accurate to bit, the jumping of the synchronization timing clock signal by selecting this bit correspondence is along the exact position of determining pulse frame, by jumping along accurately measuring t2 and t4.
Asynchronous synchronizing channel and the pinpoint method of packing into of above-mentioned pulse signal, wherein, this method also comprises:
One group of time data t1, the t2 that measures respectively according to two ends, t3, t4 at the time delay value that calculates passage from end to carry out delay compensation.
The present invention contrasts prior art following beneficial effect: the present invention is based on the principle that bidirectional pulse is sent out delay compensation, in the E1 isochronous communication channel, realize the automatic delay compensation, in above-mentioned implementation procedure, solve pulse signal by the asynchronous synchronizing channel problem of packing into of the method for framing, solved the problem of in the frame transport process, locating and improve positioning accuracy.
Description of drawings
Fig. 1 is bidirectional pulse ratio juris figure.
Fig. 2 is the structural representation of time delay compensation system.
Fig. 3 is the schematic diagram of the asynchronous isochronous communication channel of packing into of pulse sequence signal of the present invention.
Fig. 4 is pulse frame Positioning Principle figure of the present invention.
Fig. 5 is the flow chart of the signal asynchronous synchronizing channel of packing into of bidirectional pulse of the present invention.
Fig. 6 is the pinpoint flow chart that carries out of the present invention.
Embodiment
Below in conjunction with drawings and Examples embodiments of the invention are further described.
Fig. 3 shows the principle of the asynchronous isochronous communication channel of packing into of pulse sequence signal of the present invention.See also Fig. 3, the process of the asynchronous isochronous communication channel of packing into is as follows.
(1) from respectively the recurrent pulse of oneself being formed pulse frame in the mode of framing with master in a pulse period, the E1 up-downgoing synchronizing channel of packing into forms the pulsing frame among sending sequence;
(2) the other side can receive corresponding pulse frame from the receive path sequence, and according to the position that frame is determined pulse frame of separating of pulse frame;
(3) measure respectively by the measuring system at two ends and send pulse frame and received pulse frame the time interval with respect to the respective pulses of local terminal reference pulse sequence, the time interval data that measure respectively at two ends is t1, t2, t3, t4, wherein t1 is illustrated in one from holding recurrent pulse in the cycle, till pulse byte in the pulse frame that end recurrent pulse upper edge begins to produce to pulse is thus sent, with measuring from the end time measurement system, t2 is illustrated in a main end recurrent pulse in the cycle, autonomous end recurrent pulse upper edge begins to end to the pulse byte that correctly receives from the pulse frame that end produces, measure with main end time measurement system, t3 is illustrated in a main end recurrent pulse in the cycle, pulse byte in the pulse frame that autonomous end recurrent pulse upper edge begins to produce to pulse is thus sent and is ended, measure with main end measuring system, t4 is illustrated in one from holding recurrent pulse in the cycle, since end recurrent pulse upper edge begins to hold the pulse byte in the pulse frame that produces to end to correctly receiving the master, use from the measurement of end time measurement system.
Can the time data of local measurement be delivered to the other side in time by the synchrodata passage, delay compensation is carried out at the time delay value that calculates passage from end in one group of time data (t1, t2, t3, the t4) back that obtains simultaneously to measure respectively at two ends, and computational methods are as follows: according to Fig. 3 row formula:
d+t1+d2=t2 (1)
d+t4=t3+d1 (2)
Calculating (2)+(1) gets:
2d+t1+d2+t4=t3+t2+d1 (3)
2d=(t2-t1)-(t4-t3)+(d1-d2) (4)
Symmetric channel d1=d2
d=(t2-t1)-(t4-t3) (5)
By on can get: can use measured value (t1, t2, t3, t4) accurate Calculation for the phase difference of the principal and subordinate of symmetrical isochronous communication channel system (d1=d2) pulse train, this method can be got rid of pulse train and the asynchronous influence of isochronous communication channel timing system.
Clear and definite after the aforementioned calculation method remaining issues be to find out the pinpoint method of pulse frame, accurately measure the position of pulse frame, this method is given the characteristics that must fully adapt to E1 isochronous communication channel timing system simultaneously.The pinpoint principle of pulse frame is seen Fig. 4.The most frequently used method in time location is exactly the impulse hits signal definition time location with appointment, so the pinpoint process of pulse frame is exactly the process of specific pulse skip signal, and positioning principle is described below.
This pinpoint process comprises:
(1) is coded in the pulse frame that produces unique representative pulse in the synchronizing channel system of framing according to pulse frame;
(2) this pulse frame is packed into E1 synchronizing channel system sends, and the moment that sends pulse frame is represented the rough position of pulse frame;
(3) byte that identifies in coded sequence in the pulse frame is a pulse frame active position byte, and first bit that defines after this byte is the pulse frame position that is accurate to bit;
(4) utilize pulse frame position bit to select the exact position of the jumping of wherein unique synchronization timing clock signal, accurately measure t1 and t3 by this jumping edge along this pulse frame of expression;
(5) identify the rough position of pulse frame at the receiving terminal of synchronizing channel system, be pulse frame active position byte by a byte that identifies in the pulse frame again, and first bit that defines after this byte is the pulse frame position that is accurate to bit, the jumping of the synchronization timing clock signal by selecting this bit correspondence is along the exact position of determining pulse frame, by jumping along accurately measuring t2 and t4.
Fig. 5 shows the flow process of the signal asynchronous synchronizing channel of packing into of bidirectional pulse of the present invention.See also Fig. 5, flow process is divided into main end flow process and from the end flow process, two flow processs are separate, finish in one-period.
It at first is main end flow process.
Step S10: the pulse of main end reference pulse sequence.
Step S11: main end sends pulse frame, and the pulse frame reference pulse sequence starts packs into, the synchronizing channel of packing into be a pulse frame signal of represent pulse, the channel time that the pulse frame of packing into is observed is different from the burst length, t1 and t3 are the asynchronous time of packing into of measurement.
Step S12: wait for receiving the opposite end pulse.
Step S13: main termination is received pulse frame, measures time of reception t2, t4.
Step S14: next cycle master end is finished the transmission of measurement data.
Next is independently from the end flow process.
Step S15: from the pulse of end reference pulse sequence.
Step S16: send pulse frame from end, the pulse frame reference pulse sequence starts packs into, the synchronizing channel of packing into be a pulse frame signal of represent pulse, the channel time that the pulse frame of packing into is observed is different from the burst length, t1 and t3 are the asynchronous time of packing into of measurement.
Step S17: wait for receiving the opposite end pulse.
Step S18: receive pulse frame from termination, measure time of reception t2, t4.
Step S19: next cycle is finished from end and is calculated and delay compensation.
Fig. 6 shows the pinpoint flow process of carrying out of the present invention.See also Fig. 6, at first describe the location from the pulse frame process of transmitting.
Step S20: send pulse frame and begin some early-stage preparations and identification work.
Step S22: wait pulse byte to be sent, the rough position of pulse byte-identifier pulse frame.
Step S24: wait pulse bit to be sent, the exact position of pulse bit marker pulses frame.
Step S26: the jumping edge of selecting synchronised clock by wait and screening means (generally using circuit logic).
Step S28: the jumping that output is selected is prepared processing procedure next time along as time measurement signal.
Secondly the location is described from the pulse frame receiving course.
Step S21: the received pulse frame begins some early-stage preparations and identification work.
Step S23: wait for the received pulse byte, the rough position of pulse byte-identifier pulse frame.
Step S25: wait for the received pulse bit, the exact position of pulse bit marker pulses frame.
Step S27: the jumping edge of selecting synchronised clock by wait and screening means (generally using circuit logic).
Step S29: the jumping that output is selected is prepared processing procedure next time along as time measurement signal.
The foregoing description provides to those of ordinary skills and realizes or use of the present invention; those of ordinary skills can be under the situation that does not break away from invention thought of the present invention; the foregoing description is made various modifications or variation; thereby protection scope of the present invention do not limit by the foregoing description, and should be the maximum magnitude that meets the inventive features that claims mention.

Claims (1)

1. an asynchronous synchronizing channel and pinpoint method of packing into of pulse signal, the process and the pinpoint process of the signal asynchronous E1 of packing into the synchronizing channel of pulse when comprising with bidirectional pulse method delay compensation,
Wherein the process of the asynchronous synchronizing channel of packing into of this pulse signal comprises:
(1) from respectively the recurrent pulse of oneself being formed pulse frame in the mode of framing with master in a pulse period, the E1 up-downgoing synchronizing channel of packing into forms the pulsing frame among sending sequence;
(2) the other side can receive corresponding pulse frame from the receive path sequence, and according to the position that frame is determined pulse frame of separating of pulse frame;
(3) measure respectively by the measuring system at two ends and send pulse frame and received pulse frame the time interval with respect to the respective pulses of local terminal reference pulse sequence, the time interval data that measure respectively at two ends is t1, t2, t3, t4, wherein t1 is illustrated in one from holding recurrent pulse in the cycle, till pulse byte in the pulse frame that end recurrent pulse upper edge begins to produce to pulse is thus sent, with measuring from the end time measurement system, t2 is illustrated in a main end recurrent pulse in the cycle, autonomous end recurrent pulse upper edge begins to end to the pulse byte that correctly receives from the pulse frame that end produces, measure with main end time measurement system, t3 is illustrated in a main end recurrent pulse in the cycle, pulse byte in the pulse frame that autonomous end recurrent pulse upper edge begins to produce to pulse is thus sent and is ended, measure with main end measuring system, t4 is illustrated in one from holding recurrent pulse in the cycle, since end recurrent pulse upper edge begins to hold the pulse byte in the pulse frame that produces to end to correctly receiving the master, with measuring from the end time measurement system, the one group of time data t1 that measures respectively according to two ends, t2, t3, t4 at the time delay value that calculates passage from end to carry out delay compensation;
This pinpoint process comprises:
(4) be coded in the pulse frame that produces unique representative pulse in the synchronizing channel system of framing according to pulse frame;
(5) this pulse frame is packed into E1 synchronizing channel system sends, and the moment that sends pulse frame is represented the rough position of pulse frame;
(6) byte that identifies in coded sequence in the pulse frame is a pulse frame active position byte, and first bit that defines after this byte is the pulse frame position that is accurate to bit;
(7) utilize pulse frame position bit to select the exact position of the jumping of wherein unique synchronization timing clock signal, accurately measure t1 and t3 by this jumping edge along this pulse frame of expression;
(8) identify the rough position of pulse frame at the receiving terminal of synchronizing channel system, be pulse frame active position byte by a byte that identifies in the pulse frame again, and first bit that defines after this byte is the pulse frame position that is accurate to bit, the jumping of the synchronization timing clock signal by selecting this bit correspondence is along the exact position of determining pulse frame, by jumping along accurately measuring t2 and t4.
CN2007101725376A 2007-12-19 2007-12-19 Method for asynchronously loading and accurately positioning impulse signal in synchronous channel Active CN101465704B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007101725376A CN101465704B (en) 2007-12-19 2007-12-19 Method for asynchronously loading and accurately positioning impulse signal in synchronous channel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007101725376A CN101465704B (en) 2007-12-19 2007-12-19 Method for asynchronously loading and accurately positioning impulse signal in synchronous channel

Publications (2)

Publication Number Publication Date
CN101465704A CN101465704A (en) 2009-06-24
CN101465704B true CN101465704B (en) 2011-09-28

Family

ID=40806084

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101725376A Active CN101465704B (en) 2007-12-19 2007-12-19 Method for asynchronously loading and accurately positioning impulse signal in synchronous channel

Country Status (1)

Country Link
CN (1) CN101465704B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106992831B (en) * 2017-04-14 2018-08-14 中国航空无线电电子研究所 A kind of communication system time synchronizer
CN108008424B (en) * 2017-11-27 2021-04-02 上海航天测控通信研究所 Method and device for generating pulse per second of satellite navigation receiver
CN108599885B (en) * 2018-03-08 2019-07-26 清华大学 High-precision time synchronization method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1287426A (en) * 1999-06-26 2001-03-14 阿尔卡塔尔公司 Method for generating clock signal using for up-information channel
CN1874191A (en) * 2005-04-29 2006-12-06 特克特朗尼克国际销售有限责任公司 Time-synchronized of principal and subordinate device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1287426A (en) * 1999-06-26 2001-03-14 阿尔卡塔尔公司 Method for generating clock signal using for up-information channel
CN1874191A (en) * 2005-04-29 2006-12-06 特克特朗尼克国际销售有限责任公司 Time-synchronized of principal and subordinate device

Also Published As

Publication number Publication date
CN101465704A (en) 2009-06-24

Similar Documents

Publication Publication Date Title
CN101515831B (en) Method, system and device for time synchronous transfer
US9246615B2 (en) Delay measurement in a point to multipoint system
CN101330374B (en) Method and system for synchronizing clock of transmission network as well as subordinate clock side entity
CN101425865B (en) Method and system for synchronizing clock of transmission network as well as subordinate clock side entity
CN100479361C (en) Synchronous medium access controller
CN101388741A (en) Highly precised time synchronization device, system and method for computer network
CN101098219A (en) Correcting time synchronisation inaccuracy caused by asymmetric delay on a communication link
EP2811672A1 (en) Communication apparatus, communication system, and communication method for time synchronization
CN103888237A (en) Method and device for achieving clock time synchronization
CN110492965A (en) The method and apparatus of serial message clock synchronization in a kind of master-slave system
CN103546268B (en) The compensation method of a kind of system time and equipment
US11424902B2 (en) System and method for synchronizing nodes in a network device
CN108535772B (en) Compensation method and device for time synchronization of underground multi-node acquisition system
CN105743598A (en) Industrial Ethernet clock synchronization method and system
CN101465704B (en) Method for asynchronously loading and accurately positioning impulse signal in synchronous channel
CN103647614A (en) Method for reliably improving time synchronization precision based on IEEE1588 protocol
CN108551378B (en) A kind of radiofrequency signal remote transmission method
CN110350998A (en) High-precision time-frequency synchronization between standing under a kind of high dynamic
CN102638339B (en) Method and device for realizing precision time synchronization
WO2012071977A1 (en) Method and device for time synchronisation on rack
CN109525352B (en) Time synchronization method for underground pipe network equipment
CN106209090B (en) A kind of combining unit pulse per second (PPS) synchronism output system and method based on FPGA
US20040057539A1 (en) Clock, data and time recovery using bit-resolved timing registers
CN205283557U (en) PTP time synchronizer based on synchronous ethernet
JPH025654A (en) Signal synchronizing system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: 200002 No. 201 East Nanjing Road, Shanghai

Co-patentee after: Nanjing Automation Research Institute, State Grid

Patentee after: Huadong Electric Network Co., Ltd.

Co-patentee after: Shanghai Yongneng Energy Technology Co., Ltd.

Address before: 200002 No. 201 East Nanjing Road, Shanghai

Co-patentee before: Nanjing Automation Research Institute, State Grid

Patentee before: Huadong Electric Network Co., Ltd.

Co-patentee before: Shanghai Yongneng Electric Science & Technology Development Co., Ltd.