CN106992831B - A kind of communication system time synchronizer - Google Patents
A kind of communication system time synchronizer Download PDFInfo
- Publication number
- CN106992831B CN106992831B CN201710244787.XA CN201710244787A CN106992831B CN 106992831 B CN106992831 B CN 106992831B CN 201710244787 A CN201710244787 A CN 201710244787A CN 106992831 B CN106992831 B CN 106992831B
- Authority
- CN
- China
- Prior art keywords
- group delay
- pulse detection
- time
- module
- communication system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
- H04J3/0608—Detectors therefor, e.g. correlators, state machines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
Abstract
The invention discloses a kind of communication system time synchronizers, including transmission channel and receiving channel, it is characterized in that the transmission channel carries out processing output dynamic group delay to business datum emits signal, puls transmission mode is when jumping, including transmitting module and controllable group delay emission filter when more bursts are jumped；The receiving channel extracts reception complex baseband signal to matching and handles, and exports for inquiring time of reception T1, response time of reception T3The accurate measurement pulse T measuredmeasure, including single burst SNR detection module, liter sampling module and more burst combined synchronization modules.The present invention is realized achievees the purpose that communication system time synchronizes under the conditions of hardware logic is resource-constrained by the high-precision calculating of low complex degree.
Description
Technical field
The present invention relates to aviation wireless communication field more particularly to a kind of low complex degree based on joint related operation are high-precision
The communication system time synchronizer of degree.
Background technology
The communication system time of air net, which synchronizes, can solve high-precision relative time inside communication network and synchronize to ask
Topic provides unified time reference line for collaboration detection, co-interfere and concerted attack, then passes through a wide range of space-times such as time service that navigate
Unified means realize " space-time uniformity " of all kinds of aircraft nodes in wide area space.It is that one kind is based on that round-trip timing (RTT), which synchronizes,
The two-way pumping station synchronized algorithm that arrival time (TOA) measures., real-time high with timing tracking accuracy is good and by application environment shadow
Small feature is rung, is obtained in occasions more demanding to timing tracking accuracy such as International Atomic Time comparison, space flight measurement and control and radars
It is widely applied.Its working principle is that when transmitting school using two-way TOA information come the time error between corrective network node,
Implementing procedure is as shown in Figure 1.
Wherein, ε is communication system time synchronous error；T0At the time of RTT-I being initiated for synchronous inquisitor；T1It is answered to synchronize
Answer machine measurement its at the time of receive RTT-I waveforms；T2For synchronous response machine response RTT-R at the time of；T3For synchronous inquisitor
Its measured is at the time of receive RTT-R waveforms；d1、d2The respectively time delay of the wireless space transmission of RTT-I and RTT-R waveforms,
Terminal is relatively motor-driven influences by synchronous, and there may be certain gaps for the two；T_RTT is the duration of single RTT flows；P_
RTT is the minimum query time interval of synchronous inquisitor.Above-mentioned parameter meets relationship shown in formula 1,2.
T1=T0+d1+ε (1)
T3=T2+d2-ε (2)
Simultaneous formula 1,2, can solve：
Formula 3 is the expression formula of communication system time synchronous error (or communication system time synchronization accuracy).Analysis mode 3 can
Know, the error that communication system time synchronizes mainly is influenced by by following three factors：
(1) time keeping error caused by frequency accuracy
Synchronous inquisitor needs to utilize this in the P_RTT of query time interval after the single RTT flow deadlines synchronize
Ground clock count keeps time to the node in communication network, time keeping error and single RTT query times interval P_RTT and frequency
Rate accuracy S is related, need to be improved by reducing P_RTT and improving crystal oscillator technique；
(2) relatively motor-driven caused wireless space propagation delay time error ε (d)
It is influenced by aircraft is relatively motor-driven, the wireless space propagation delay time d of RTT-I waveforms and RTT-R waveforms1、d2Not phase
Deng.Consider it is opposite/mutually from the extreme case of flight, d2-d1Motor-driven speed opposite with the duration T _ RTT and aircraft of single RTT
It spends related.The error immeasurability, when calculating, are assigned a value of 0, need to by reduce T_RTT or when scheduling aircraft carries out reduction of speed school at
It manages to improve；
(3) measurement error ε (τ) caused by Timing Synchronization is received
Synchronous inquire/response machine is in single RTT synchronizes flow, emission time T0、T2It is measured by transmitting module, with
Channel, movement environment are unrelated；Time of reception T1、T3It is measured by reception synchronization module, with waveform system, channel circumstance and same
Walking algorithm, there are larger relationships.
To sum up, the timing tracking accuracy of communication network is ask with crystal oscillator frequency accuracy, single RTT duration, single RTT
Ask interval time and to receive measurement error etc. that Timing Synchronization introduces related, first three element mainly with hardware resource and aviation group
Network communication system design is related, and the measurement error for receiving Timing Synchronization introducing is related with timing synchronization algorithm is received；Particularly,
Under the resource-constrained aviation wireless communication system environment of low signal-to-noise ratio, hardware logic, the good Timing Synchronization of design performance is needed
Algorithm come reduce receive Timing Synchronization caused by measurement error ε (τ), be used for time of reception T1、T3Measurement, to improve communication network
The timing tracking accuracy of network.
Invention content
The present invention goal of the invention be to provide a kind of communication system time synchronizer, which, which synchronizes, sets
Standby realize reaches communication system time synchronization under the conditions of hardware logic is resource-constrained by the high-precision calculating of low complex degree
Purpose.The present invention in face of high dynamic, low signal-to-noise ratio aviation networking application environment under collaboration detection, co-interfere and collaboration attack
The demand more demanding to timing tracking accuracy is hit, emphasis solves three types of technology contradiction：Time synchronization sequence length is calculated with synchronous
The contradiction of method Project Realization complexity；The contradiction of chip logic processing capacity and pulse detection algorithm complexity；Aircraft is motor-driven
The contradiction of caused unknown group delay and communication system time synchronistic model complexity.
The goal of the invention of the present invention is achieved through the following technical solutions：
A kind of communication system time synchronizer, including transmission channel and receiving channel, transmission channel includes that more bursts are jumped
When transmitting module and controllable group delay emission filter, receiving channel includes single burst SNR detection module, rise sampling module and
More burst combined synchronization modules；
Transmitting module is used to that the business datum received to be formed N number of burst number in a base slot when more bursts are jumped
According to frame, and export the group delay controlled quentity controlled variable D of each bursty data frameiControllable group delay emission filter is given with bursty data frame；
Wherein i=1,2 ... N, DNFor N/2, other group delay controlled quentity controlled variables DiFor arbitrary value；
Controllable group delay emission filter is for first calculating group delay controlled quentity controlled variable time Ti：Ti=(Di-N/2)TD/ N, according to
Mathe-matical map relationship：Obtain Mi, according to μi=Tc*Mi-TiObtain the parameter μ of Lagrange interpolation filteri；Root again
According to parameter μiThe group delay that Lagrange interpolation filtering changes bursty data frame is carried out to bursty data frame；Finally according to MiSelection
Corresponding delay channel emits when being jumped the bursty data frame after group delay；Wherein, TDRepresent demodulation clock width, TCGeneration
Table modulating clock width；
Single burst SNR detection module extracts complex base band for first carrying out matching respectively to the N number of bursty data frame received
Signal, to complex baseband signal carry out related operation obtain complex correlation value, export pulse detection signals, then to pulse detection signals with
Demodulation clock TDIntegral multiple carry out time domain extension；
Sampling module is risen to be used to use modulating clock TCPulse detection signals after being extended to time domain carry out a liter sampling；
More burst combined synchronization modules by each pulse detection signals after liter sampling for being first written to corresponding dual port RAM
It is cached, the pulse detection signals that N number of dual port RAM exports is aligned on a timeline；Again to the pulse detection signals of alignment
Joint pulse detection correlation J is exported by summation operationcorr；Then setting detection threshold is N/2, to combining pulse detection phase
Pass value JcorrIt carries out thresholding and is filtered acquisition FJcorr, finally by the first FJ beyond detection thresholdcorrPosition is fixed as starting
When position Tstart, and to FJcorrIt carries out center of gravity calculation and obtains timing offset positions Tshift, when exporting the measurement of modulating clock pulsewidth
Clock Tmeasure；Wherein,L represents the number of modulating clock pulsewidth, and k is oneself of series operation
Variable, k=0.1.2 ... L-1.
According to features described above, controllable group delay emission filter include mathe-matical map module, Lagrange interpolation filter,
D type flip flop and selector, the wherein number of d type flip flop are Mmax-Mmin, MmaxFor MiMaximum value, MminFor MiMinimum value.
According to features described above, the duration of the pulse detection signals in single SNR detection module that happens suddenly after time domain extension is
MTrms, TrmsFor the square computer artificial result of root of timing error under receiving sensitivity operating condition, the value range of M is M ∈
[5,6]。
The present invention has following several technical essentials：
1. time synchronization sequence is the necessary condition of communication system time synchronization accuracy.The present invention emits when more bursts are jumped
The long synchronizing sequence for replacing theory demands in module with multigroup short synchronizing sequence, it is long to shorten reception synchronizing sequence matched filter
Degree saves logical process resource；Improve the ability of communication system anti-Doppler frequency displacement；Multigroup time-frequency diversity of time synchronization sequence
Transmission has stronger anti-fading and anti-interference ability.
2. being influenced by wireless space transmission path, the receiving channel digital sample of synchronous inquisitor and synchronous response machine exists
Gradual group delay error, the present invention make transmitting group delay information by designing controllable group delay emission filter in transmitting terminal
Meet in a frame business and be uniformly distributed, ensures that the digital sampling error of the inquire/response waveform received at any time has
Identical statistical property.
3. the pulse detection signals after pair time domain extension carry out a liter sampling, processing clock is by demodulation clock TDIt is switched to modulation
Clock TC, wide time spreading range and high temporal resolution are provided for more burst joint-detections.
4. the combined synchronization module that happens suddenly carries out write-in to the detection pulse signal of high power over-sampling using dual port RAM and delays more
It deposits, calculating extraction using thresholding filtering and position of centre of gravity accurately measures pulse Tmeasure。
Description of the drawings
Fig. 1 is RTT time synchronization implementation process diagrams；
Fig. 2 is the structural schematic diagram of communication system time synchronizer described in embodiment；
Fig. 3 happens suddenly more emits schematic diagram when jumping
The controllable group delay emission filter structure charts of Fig. 4
Fig. 5 pulse detections, time domain extension and liter sampling time sequence schematic diagram
Fig. 6 mostly burst combined synchronization module diagrams
Extensions of the Fig. 7 based on dual port RAM detects pulse sequence figure
The accurate measurement pulse schematic diagram that Fig. 8 is calculated based on position of centre of gravity
Single burst waveform timing synchronization errors RMS of Fig. 9 the present embodiment
Specific implementation mode
The present invention is described in further detail with reference to the accompanying drawings and examples.
As shown in Figure 1, a kind of communication system time synchronizer is present embodiments provided, including transmission channel and reception are logical
Road, transmission channel carry out processing output dynamic group delay to inquiry request time and time of measuring and emit complex baseband signal, pulse
Emission mode is when jumping, and transmission channel includes mainly transmitting module and controllable group delay emission filter when more bursts are jumped, synchronous
Inquisitor emits inquiry request and records inquiry emission time T first0, when synchronous response machine emits response and records response transmitting
Carve T2Inquiry receiving time T is measured with and by its receiving channel1。
Receiving channel extracts reception complex baseband signal to matching and handles, and exports for inquiring time of reception T1, response
Time of reception T3The accurate measurement pulse T measuredmeasure.Receiving channel includes mainly single burst SNR detection module, rises sampling mould
Block and more burst combined synchronization modules.
For purposes of illustration only, in the present embodiment, setting synchronous inquisitor and synchronous response machine being all made of symbol rate RSFor
15.625Msps (symbol period TSFor 64ns) gaussian minimum shift keying (GMSK) be used as waveform modulated technology；Time synchronization
Frame length is 800us；Use the m-sequence that length is 63 (corresponding to 4.032us) as burst synchronization sequence；Using 10 times of symbol speed
The clock of rate (156.25MHz) as modulating clock (for modulating, time measure), modulation period width TCFor 6.4ns；It adopts
It uses the clock of 4 times of character rates as GMSK demodulation clocks (for demodulating, pulse expansion), demodulates periodic width TDFor
16ns.The embodiment flow of the present embodiment is as follows：
(1) transmitting module when mostly burst is jumped
As shown in figure 3, transmitting module divides base slot as unit of 800us in the time domain when more bursts are jumped, at one
Business datum (business datum is the inquiry of synchronous inquisitor transmitting or the response of synchronous response machine transmitting) is torn open in base slot
It is divided into N number of data block, each data block is inserted into m-sequence and forms bursty data frame as complex baseband signal and export to controllable group delay
Slow emission filter, while also exporting the group delay controlled quentity controlled variable D of N number of bursty data framei(i=1,2 ... N), group delay controlled quentity controlled variable Di
It is the fully intermeshing of 0~N-1 of array.Enable DNFor N/2, remaining group delay controlled quentity controlled variable is arbitrary value, to ensure to connect at any time
The demodulation clock sampling error of the inquire/response waveform of receipts has uniform distribution properties, unifies school conducive to the clock of receiving algorithm
Just.
Consider that the logic of Digital Signal Processing realizes that N values are generally 2n, n=3,4,5 ....The present embodiment select N be
16, sequence DiFor [0,1,2,3,4,5,6,7,9,10,11,12,13,14,15,8].
(2) controllable group delay emission filter
Group delay controlled quentity controlled variable time TiWith demodulation clock width TD, bursty data frame in base slot number N and group delay
Slow controlled quentity controlled variable DiRelationship be：Ti=DiTD/N.General TiMean value by demodulation clock width TDIntegral multiple be indicated, need
To DiIt carries out subtracting N/2 processing, TiIt is modified to：Ti=(Di-N/2)TD/ N, TiMean value differs T with 0D/(2N)。
Due to group delay controlled quentity controlled variable time TiValue exist exceed modulating clock width TCThe case where, bursty data frame root
According to group delay controlled quentity controlled variable time TiIt carries out controllable group delay transmitting to be filtered, process flow can be analyzed to mathe-matical map, glug
Bright day interpolation filtering, delay and selection operation.Mathe-matical map is according to TiObtain μiAnd MiProcess, controllable group delay transmitting filter
Wave device parameter μiAnd MiMeet：Ti=μi+Tc*Mi, mathe-matical map relationship is：Wherein μiIt is filtered for Lagrange interpolation
The parameter of wave device.Lagrange interpolation filtering is using based on μiInterpolative operation change transmitting bursty data frame group delay.Prolong
Late and selection operation is to utilize obtained MiPhase delay channel is selected, changes transmitting bursty data frame as unit of handling clock
The effect of group delay, delay and selection operation are realized by d type flip flop and selector, delay channel are established by d type flip flop, to drawing
The output of Ge Lang interpolation filterings is postponed, and the number of d type flip flop is Mmax-Mmin, in the present embodiment, the value of Mi is-
1/0/1, the number of d type flip flop is 2, is selected in the output of output and Lagrange interpolation filtering of the selector from d type flip flop
Select output.
In the present embodiment, according to modified TiAnd each parameter value, TiFor [- 8, -7, -6, -5, -4, -3, -2, -1,1,
2,3,4,5,6,7,0] ns, modulating clock TCFor 6.4ns when, TiBe rewritten as [- 1.6, -0.6,0.4,1.4,2.4, -3, -2, -1,
1,2,3,-2.4,-1.4,-0.4,0.6,0]+6.4*[-1 -1 -1 -1 -1 0 0 0 0 0 0 0 1 1 1 1 0]ns。
(3) single burst SNR detection module
Single burst SNR detection module carries out matching extraction to complex baseband signal in the bursty data frame that receives, to complex radical
Band signal carries out related operation and obtains complex correlation value, exports pulse detection signals.It is special according to the impact of synchronizing sequence complex correlation value
Property, the square (T of root of timing error under receiving sensitivity operating condition is carried out using early-relevant peaks estimation laterms) computer is imitative
Very, then to pulse detection signals with TDIntegral multiple carry out time domain extension, the pulse detection signals after time domain extension continue
Time is MTrms.Pulse detection location information approximation Normal Distribution, computer artificial result show that M values are M ∈ [5,6]
When can guarantee that much follow-up burst combined synchronization modules capture all bursts simultaneously with maximum probability.
(4) sampling module is risen
Pulse detection signals after being extended to time domain carry out a liter sampling, and processing clock is by demodulation clock TDWhen being switched to modulation
Clock TC, the precision of follow-up time measurement can be improved, the measurement error of clock switching can be soft by upper layer after hardware program solidification
Part fixed point modification.Its sequence diagram is as shown in Figure 5.
(5) happen suddenly combined synchronization module more
Structure according to Fig.6, the combined synchronization modules that happen suddenly include N number of double-interface RAM buffer, summation operation, thresholding filter more
The parts such as wave and position of centre of gravity calculating.More burst combined synchronization modules carry out the extension pulse detection signals after liter sampling mostly logical
Road double-interface RAM buffer extends the read access time of pulse detection signals according to time interval controls when the jump of latch, multichannel is made to cache
The extension pulse detection signals of output are aligned on a timeline.As shown in Figure 6, Figure 7, it to the buffering of bursty data frame and was aligned
Journey is as follows：
1, this N number of bursty data frame (will be put with TH (0) and be made in moment TH (N-1), TH (N-2) ... TH (1), TH (0) respectively
It is described for snap point), it reaches receiver and coverlet burst SNR detection module detection obtains, the detection letter after time domain extension
Number still obey the time-hopping sequence；
2, by taking first pulse as an example, if wanting to make the 1st pulse alignment n-th bursty data frame, need first
The time of pulse daley (TH (0)-TH (N-1))；Similarly for k-th pulse, need to be postponed (TH (0)-TH (N-k))
Time；
3, dual port RAM caches detection signal according to (TH (the 0)-TH (N-k)) of input, and specific implementation is real
When be written, and obtained by the formula of " read address=write address-delay " and read address to postpone to read.
The extension pulse detection signals of alignment lead to summation operation output joint pulse detection correlation (Jcorr)；Setting detection
Thresholding is N/2, to JcorrIt carries out thresholding and is filtered acquisition FJcorr, pulse detection false-alarm can be effectively antagonized and false dismissal causes
JcorrAbnormal problem ensures that the reliable burst signal capturing under complex electromagnetic environment, sequential are as shown in Figure 7.
FJcorrWaveform partial enlargement is as shown in Figure 8.Position of centre of gravity computing module is by the first FJ beyond detection thresholdcorrPosition
It sets as starting timing position Tstart, and to FJcorrIt carries out center of gravity calculation and obtains timing offset positions Tshift, export modulating clock
The measurement clock T of pulsewidthmeasure, TmeasureFor receiving time T in RTT flows1、T3Measurement.
It is assumed that FJcorrContinue L modulating clock pulsewidth, k is the independent variable of series operation, k=0.1.2 ... L-1, TshiftBy
Formula 4 provides.
This module only carries out caching and calculation process to the extension pulse detection signals of 1 bit, can effectively reduce twoport
The storage depth of RAM and the operational bits of adder, the requirement to the hardware resource of processing platform are relatively low.
It, can according to the technique and scheme of the present invention and its hair it is understood that for those of ordinary skills
Bright design is subject to equivalent substitution or change, and all these changes or replacement should all belong to protection domain of the presently claimed invention.
Claims (3)
1. a kind of communication system time synchronizer, including transmission channel and receiving channel, it is characterised in that the transmission channel
Including transmitting module and controllable group delay emission filter when more bursts are jumped, the receiving channel includes single burst Timing Synchronization mould
Block rises sampling module and more burst combined synchronization modules；
Transmitting module is used to that the business datum received to be formed N number of burst number in a base slot when more bursts are jumped
According to frame, and export the group delay controlled quentity controlled variable D of each bursty data frameiControllable group delay emission filter is given with bursty data frame；
Wherein i=1,2 ... N, DNFor N/2, other group delay controlled quentity controlled variables DiFor arbitrary value, N values are 2n, n=3,4,5 ...；
The controllable group delay emission filter is for first calculating group delay controlled quentity controlled variable time Ti：Ti=(Di-N/2)TD/ N, according to
Mathe-matical map relationship：Obtain Mi, according to μi=Tc*Mi-TiObtain the parameter μ of Lagrange interpolation filteri；Again
According to parameter μiThe group delay that Lagrange interpolation filtering changes bursty data frame is carried out to bursty data frame；Finally according to MiChoosing
It selects when the bursty data frame after group delay is jumped in corresponding delay channel and emits；Wherein, TDRepresent demodulation clock width, TC
Represent modulating clock width；
Single burst SNR detection module extracts complex base band for first carrying out matching respectively to the N number of bursty data frame received
Signal, to complex baseband signal carry out related operation obtain complex correlation value, export pulse detection signals, then to pulse detection signals with
Demodulation clock TDIntegral multiple carry out time domain extension；
Described liter of sampling module is used to use modulating clock TCPulse detection signals after being extended to time domain carry out a liter sampling；
More burst combined synchronization modules by each pulse detection signals after liter sampling for being first written to corresponding dual port RAM
It is cached, the pulse detection signals that N number of dual port RAM exports is aligned on a timeline；Again to the pulse detection signals of alignment
Joint pulse detection correlation J is exported by summation operationcorr；Then setting detection threshold is N/2, to combining pulse detection phase
Pass value JcorrIt carries out thresholding and is filtered acquisition thresholding filtering output joint pulse detection correlation FJcorr, finally exceed first
The thresholding filtering output joint pulse detection correlation FJ of detection thresholdcorrPosition is as starting timing position Tstart, and on the door
Limit filtering output joint pulse detection correlation FJcorrIt carries out center of gravity calculation and obtains timing offset positions Tshift, when output is modulated
The measurement clock T of clock pulsewidthmeasure；Wherein,L represents the number of modulating clock pulsewidth, k
For the independent variable of series operation, k=0.1.2 ... L-1.
2. a kind of communication system time synchronizer according to claim 1, it is characterised in that the controllable group delay is tardy
It includes mathe-matical map module, Lagrange interpolation filter, d type flip flop and selector, the wherein number of d type flip flop to penetrate filter
For Mmax-Mmin, MmaxFor MiMaximum value, MminFor MiMinimum value.
3. a kind of communication system time synchronizer according to claim 1, it is characterised in that single burst timing is same
The duration for walking the pulse detection signals in module after time domain extension is MTrms, TrmsIt is fixed under receiving sensitivity operating condition
When error the square computer artificial result of root, the value range of M is M ∈ [5,6].
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710244787.XA CN106992831B (en) | 2017-04-14 | 2017-04-14 | A kind of communication system time synchronizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710244787.XA CN106992831B (en) | 2017-04-14 | 2017-04-14 | A kind of communication system time synchronizer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106992831A CN106992831A (en) | 2017-07-28 |
| CN106992831B true CN106992831B (en) | 2018-08-14 |
Family
ID=59415687
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710244787.XA Active CN106992831B (en) | 2017-04-14 | 2017-04-14 | A kind of communication system time synchronizer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106992831B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108809469B (en) * | 2018-07-03 | 2019-12-20 | 中国电子科技集团公司第十四研究所 | Time comparison synchronization algorithm suitable for radar pulse communication equipment networking |
| CN111262598B (en) * | 2020-02-28 | 2021-01-26 | 四川九洲电器集团有限责任公司 | Complex baseband signal reconstruction processing method and device |
| CN113890807A (en) * | 2021-10-26 | 2022-01-04 | 中国电子科技集团公司第二十研究所 | Low-complexity MSK signal fine synchronization method |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101146091A (en) * | 2007-09-05 | 2008-03-19 | 中兴通讯股份有限公司 | Multi-channel data output method and system |
| CN101465704A (en) * | 2007-12-19 | 2009-06-24 | 华东电网有限公司 | Method for asynchronously loading and accurately positioning impulse signal in synchronious channel |
| WO2011016105A1 (en) * | 2009-08-03 | 2011-02-10 | 三菱電機株式会社 | Optical line termination, pon system, and data reception processing method |
| CN104702350A (en) * | 2015-03-31 | 2015-06-10 | 中国航空无线电电子研究所 | Radio distance measuring system of aerial radio communication system |
| CN104852876A (en) * | 2015-05-18 | 2015-08-19 | 中国航空无线电电子研究所 | Wireless aviation burst communication system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN205883231U (en) * | 2016-01-07 | 2017-01-11 | 中国航空无线电电子研究所 | General hardware platform towards large capacity broadband frequency hopping communication |
-
2017
- 2017-04-14 CN CN201710244787.XA patent/CN106992831B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101146091A (en) * | 2007-09-05 | 2008-03-19 | 中兴通讯股份有限公司 | Multi-channel data output method and system |
| CN101465704A (en) * | 2007-12-19 | 2009-06-24 | 华东电网有限公司 | Method for asynchronously loading and accurately positioning impulse signal in synchronious channel |
| WO2011016105A1 (en) * | 2009-08-03 | 2011-02-10 | 三菱電機株式会社 | Optical line termination, pon system, and data reception processing method |
| CN104702350A (en) * | 2015-03-31 | 2015-06-10 | 中国航空无线电电子研究所 | Radio distance measuring system of aerial radio communication system |
| CN104852876A (en) * | 2015-05-18 | 2015-08-19 | 中国航空无线电电子研究所 | Wireless aviation burst communication system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106992831A (en) | 2017-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106992831B (en) | A kind of communication system time synchronizer | |
| CN106383338B (en) | A kind of Multichannel radar signal pickup assembly based on digital channelizing | |
| CN105162570B (en) | Time synchronization method and device for signal parallel processing | |
| CN106301378B (en) | A kind of high-speed DAC synchronous method and circuit | |
| CN109507661A (en) | Radar and communicating integral signal processing method | |
| Scholtz et al. | Problems in modeling UWB channels | |
| CN113238196B (en) | Radar echo simulation method based on radio frequency scene storage | |
| CN107943738A (en) | Clock data recovery circuit and implementation method | |
| Zou et al. | Energy detection receiver with TOA estimation enabling positioning in passive UWB-RFID system | |
| CN108738127A (en) | Remote Radio Unit, baseband processing unit, distributed base station and its synchronous method | |
| CN107561918B (en) | TOA estimation method and device are positioned based on FPGA ultra wide band | |
| CN113960682A (en) | Multi-channel digital correlator based on FPGA and correlation method thereof | |
| CN101222239A (en) | Method and receiving set for implementing impulse ultra-wideband signal burst sampling | |
| CN109541617A (en) | A kind of high speed noncoherent communication range unit and method | |
| CN108449086A (en) | A kind of multi-channel high-speed universal serial bus transmitting terminal parallel port synchronous method, circuit and chip | |
| CN110113074B (en) | High-speed pseudo code parallel capturing and tracking method based on FPGA | |
| CN205336269U (en) | Frequency hopping transceiver on on -vehicle net platform | |
| CN113433516B (en) | Multi-radar target signal synchronous injection system | |
| CN110971325B (en) | Time transfer method based on bit synchronization | |
| CN101605118B (en) | HF-VHF communication frame synchronization system and method | |
| Song et al. | A high-precision synchronous sampling approach for large-scale distributed Wire sensor networks in seismic data acquisition systems | |
| CN108055103B (en) | A kind of anti-impulse disturbances method and system of TDMA system | |
| CN103888388B (en) | UHF RFID reader frequency offset estimation and frame synchronization method | |
| US20040252801A1 (en) | Method and apparatus for multiphase, fast-locking clock and data recovery | |
| CN101562820A (en) | Device for measuring received signal code power in mobile communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |