CN101465649A - Comparator with adjustable reference voltage - Google Patents
Comparator with adjustable reference voltage Download PDFInfo
- Publication number
- CN101465649A CN101465649A CNA2007101798606A CN200710179860A CN101465649A CN 101465649 A CN101465649 A CN 101465649A CN A2007101798606 A CNA2007101798606 A CN A2007101798606A CN 200710179860 A CN200710179860 A CN 200710179860A CN 101465649 A CN101465649 A CN 101465649A
- Authority
- CN
- China
- Prior art keywords
- comparator
- circuit
- electric capacity
- level
- reference voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention provides a comparator with adjustable reference voltage, which is applied to sub digital-analog conversion module design in digital-analog conversion circuits in high-speed pipelines. Based on a traditional capacitive divider comparator with adjustable reference voltage, the invention proposes a pre-chargeable capacitive divider comparator to conveniently adjust the judgment threshold voltage of the comparator. Compared with a traditional capacitive divider comparator with adjustable reference voltage, the pre-chargeable structure reduces the judgment threshold level offset voltage of the comparator, and relieves a series of design difficulties caused by over high or over low judgment threshold voltage in traditional structure.
Description
Technical field
The present invention relates to a kind of reference voltage comparator with adjustable, be primarily aimed at the AFE (analog front end) interface circuit of high-speed, high precision analog to digital conversion circuit and various modern communications and signal processing system.
Background technology
The present invention relates to a kind of reference voltage comparator with adjustable, be primarily aimed at the AFE (analog front end) interface circuit of high-speed, high precision analog to digital conversion circuit and various modern communications and signal processing system.
The develop rapidly of deep submicron integrated circuit technology and handheld mobile device industry has brought the flourishing as never before of global electronic market.Handheld mobile device comprises handheld communication amusement and portable medical apparatus or the like, has suitable vast market potentiality and development prospect.More powerful, more the farm labourer makes the product of time and will take the good opportunity in market, therefore, the digital and analog circuit of high-performance low-power-consumption design just becoming one of focus of present research.Wherein the high-speed high-performance analog to digital converter is just becoming one of system for restricting bottleneck of performance.As the interface of radio frequency/intermediate frequency circuit and digital circuit, analog to digital converter is born and is become digital signal to enter the task that baseband circuit is further processed again analog signal conversion, the performance height of the good and bad directly decision systems of its performance.Therefore design high performance analog to digital converter and become one of the main product of domestic and international IC Chevron Research Company (CRC) and hot subject of institute already.As shown in Figure 1, be required analog-to-digital converter resolution and switching rate requirement in more present applied environments and the standard.Required 8 to 10 of analog to digital converter needs, the switching rate of wherein popular at present HDTV (High-Definition Television) technology 50 arrives 75MS/sec again.
The production line analog-digital converter cascade structure of simplifying as shown in Figure 1, wherein each grade produces the thick sign indicating number of numeral and offers the reconstruction remainder signal of next stage.General pipeline organization adopts capacitor array MDAC to finish and removes all functions that produce the thick sign indicating number of numeral, comprises subtracting each other and accurately doubly taking advantage of.The operation principle of each grade is summarized as follows: in sample phase, input signal is sampled maintenance, compares the thick sign indicating number of output numeral with reference level, and at amplification stage, the reconstruction signal that input signal and MDAC produce subtracts each other, and outputs to next stage through accurately doubly taking advantage of again.In order to realize that the redundant correction of numeral overcomes the restriction of non-ideal factors such as comparator and operational amplifier offset, this gain of accurately being taken advantage of has only half under the ideal case.Therefore, the offset voltage of comparator is not the important performance that influences the production line analog-digital converter performance, but along with the reduction of supply voltage and the increase of every grade of figure place, comparator requires to provide alap offset voltage under certain power consumption condition.
Comparator compares input signal, obtains the digital signal (1 or 0) that the Digital Logic part can be discerned.It is the core cell in the analog to digital converter, and indexs such as its precision, speed directly influence the performance of whole analog to digital converter.According to operation principle, substantially the comparator in the analog to digital converter can be divided into two classes, i.e. amplifier structure comparator and latch (latch) comparator.At a high speed, in the high-precision application, the speed and the precision of comparator all had higher requirements, usually two kinds of comparator cascades are used, also to use the mistuning calibration function technology in case of necessity.Latched comparator uses positive feedback to set up output voltage, and it is fast to set up speed, but its offset voltage is bigger, is subjected to the influence of noise disturbance easily, is in core status in analog-digital converter structure.
In analog to digital converter, often adopt the resistance string structure that nearly two Nth power number purpose comparator decision level is provided, wherein N is the figure place of analog to digital converter, along with the increase of N, the number of the decision level that needs is also more and more.In A/D converter with high speed and high precision was used, this structure had very big shortcoming, at first, the resistance string circuit structure need consume certain electric current, in high-speed applications, need realize the satisfactory time constant in resistance string node place with less resistance, this just needs bigger power consumption; Secondly, in CMOS technology, the coupling of resistance is difficult to reach very high precision, has therefore limited the figure place of designed analog to digital converter; At last, when design high-precision adc circuit,, often need long cabling from the resistance string circuit to each comparator electronic circuit, and the dead resistance on the cabling has influenced the precision of comparator decision level greatly because domain is bigger.
Traditional adjustable comparator of capacitance-voltage-distributing type reference voltage has then overcome above-mentioned shortcoming.As shown in Figure 3, input signal is adopted different charging capacitors with reference signal, utilize principle of charge conservation, make the decision level of comparator and the relation that the ratio between the electric capacity presents geometric ratio to have reached the adjustable purpose of reference voltage.Relatively and the resistance string bleeder circuit, this structure does not have quiescent current, greatly reduces circuit power consumption; And in CMOS technology, the matching precision of electric capacity is far longer than resistance, thereby this structure can be applied in the middle of the analog to digital converter application of degree of precision; At last, because this structure utilized the charge conservation theorem, the decision level of comparator is only relevant with the ratio of reference voltage and electric capacity, and it doesn't matter with dead resistance on the cabling, improved the judgement precision of comparator, thereby be applied in widely in the middle of the various A/D converter with high speed and high precision circuit.
But the adjustable comparator of capacitance-voltage-distributing type reference voltage also has some shortcomings.The decision level of comparator is the equally distributed magnitude of voltage between the reference level, because the decision level of comparator is relevant with the ratio of reference voltage and electric capacity, when this magnitude of voltage is positioned at reference level middle, the ratio of electric capacity is roughly the same, therefore the parasitic capacitance of switch is roughly consistent to the influence of charging capacitor, and the decision level institute of comparator is influenced less; But when this magnitude of voltage between reference level when two reference levels, the ratio of electric capacity differs bigger, so the parasitic capacitance of switch is very big to the influence of charging capacitor, the decision level institute of comparator is influenced bigger, has brought bigger offset voltage.
Summary of the invention
In view of this, the present invention proposes a kind of reference voltage comparator with adjustable that comprises precharge structure.On the traditional adjustable comparator of capacitance-voltage-distributing type reference voltage basis, increased pre-charge circuit, comprise that one is used to reduce the dividing potential drop electric capacity of offset voltage influence and the buffer that is used to isolate different dividing potential drop electric capacity.When traditional capacitance partial pressure type comparator input signal is to the electric capacity charging, also the electric capacity in the pre-charge circuit is charged, utilize charge redistribution to reduce the required electric capacity ratio of corresponding decision level, reduce the decision threshold level offset voltage of comparator, thereby improved the bigger shortcoming of traditional circuit decision level offset voltage.
The reference voltage comparator with adjustable that the present invention proposes is characterized in that, comprising:
Capacitance partial pressure circuit 11, this circuit module utilize the capacitor charge and discharge technology in the switched-capacitor circuit that the electric charge that is pre-stored in the electric capacity is heavily distributed, thereby make the threshold voltage of comparator to change with the electric capacity ratio;
And latched comparator 13, this circuit module is used for finishing the comparison of incoming level and decision level, thus output reference ground is to the full swing digital signal between the power supply;
The annexation of above-mentioned three circuit is as follows: described capacitance partial pressure circuit 11 comprises two input ports and an output port, wherein two input ports are connected with the comparator reference level with incoming level respectively, and output port then is connected with described pre-charge circuit 12; The another one port of described pre-charge circuit 12 links to each other with incoming level by clock switch and also links to each other with the input port of described latched comparator 13 simultaneously; The input port of described latched comparator 13 is the comparative level through obtaining after described capacitance partial pressure circuit 11 and 12 processing of described pre-charge circuit, and this level is exported with reference to ground to the digital signal between the power supply through the operation of described latched comparator 13.
Further, described capacitance partial pressure circuit 11 comprises input signal charging capacitor 111 and reference signal charging capacitor 112; Described input signal charging capacitor 111 and described reference signal charging capacitor 112 are parallel way, their end connects the output port of capacitance partial pressure circuit 11 simultaneously, and an other end then is connected with the comparator reference level with incoming level by clock switch respectively; The output port of described capacitance partial pressure circuit 11 links to each other with reference ground by clock switch.
Further, described pre-charge circuit 12 comprises buffer circuits 121 and precharge electric capacity 122; Described buffer circuits 121 is used to isolate different dividing potential drop electric capacity, and described precharge electric capacity 122 is used to reduce the influence of offset voltage; Described buffer circuits 121 and described precharge electric capacity 122 are the series connection form, the input port of described buffer circuits 121 is the input port of described pre-charge circuit 12, and the output port of described buffer circuits 121 links to each other with an end of described precharge electric capacity 122; The other end of described precharge electric capacity 122 directly links to each other with the input port of described latched comparator 13, links to each other with incoming level by clock switch simultaneously; The output port of described buffer circuits 121 links to each other with reference ground by clock switch;
Further, described latched comparator 13 is traditional positive feedback latch-type comparator.
By improvement to conventional comparator circuit, reaching under the prerequisite of identical decision level, the required dividing potential drop electric capacity ratio of described reference voltage comparator with adjustable structure is significantly smaller than traditional structure, thereby the offset voltage that the ratio mismatch is brought has also obtained reducing, improve the performance of capacitance-voltage-distributing type comparator, in the A/D converter with high speed and high precision circuit, had certain practical value.
Description of drawings
Fig. 1 production line analog-digital converter schematic diagram;
Every grade 2.5 bit stream pipeline analog-to-digital converter of Fig. 2 remainder transmission curve;
The capacitance-voltage-distributing type comparator that Fig. 3 is traditional;
The reference voltage comparator with adjustable that Fig. 4 the present invention proposes.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
Figure 1 shows that the production line analog-digital converter schematic diagram, comparator is one of key modules that is transformed into from analog variable in the production line analog-digital converter numerical variable, general production line analog-digital converter adopts digital redundant alignment technique to alleviate pressure to the comparator offset voltage, simplify the design of comparator greatly, reduced the power consumption of circuit.
Figure 2 shows that the remainder transmission curve of every grade 2.5 bit stream pipeline analog-to-digital converter.As can be seen from the figure the decision level of comparator should be the fractional part of reference level.Be exemplified below: when the figure place of every grade of production line analog-digital converter was 1.5, the decision level of comparator was ± 1/4Vref; And when the figure place of every grade of production line analog-digital converter was 2.5, the decision level of comparator was ± 1/8Vref, ± 3/8Vref and ± 5/8Vref.When decision level is 1/8Vref, suppose that input capacitance C0 is constant, then capacitor C should be Vref/8, is 1/8th of input capacitance C0, supposes that the parasitic capacitance Cp of switch remains unchanged, and then the error that the electric charge injection effect of switch causes when switch disconnects is:
delta(Vcap，C)＝delta(Vswitch)*Cp/(Cp+C) (1)
delta(Vcap，C0)＝delta(Vswitch)*Cp/(Cp+C0) (2)
Delta represents the error that electric charge causes in the following formula, the error voltage when Vswitch is the switch switching, and Vcap is the error voltage that causes on capacitor C and the C0.As seen when C and C0 difference are big, will cause bigger voltage error.
Fig. 3 is a traditional capacitance partial pressure type comparator, comprises capacitance partial pressure circuit (11) and latched comparator (13).Be the fully differential structure shown in the figure, all adopt single-ended structure in the elaboration for simplicity.When φ 1 is a high level, when φ 2 was low level, input voltage and reference voltage were simultaneously to capacitor C 0 and C charging, so two formulas are down arranged:
Qin＝C0*Vin (3)
Qref＝C*Vref (4)
In above-mentioned two formulas, Qin is the electric charge on the capacitor C 0, and Qref is the electric charge on the capacitor C, and Vin is an input voltage, and Vref is a reference voltage.When φ 1 is a low level, when φ 2 was high level, the end of input voltage and reference voltage and capacitor C 0 and C disconnected, and common mode electrical level is added on the end of capacitor C 0 and C, so following formula is arranged simultaneously:
Q’＝(C+C0)*Vt (5)
Q ' is φ 1 electric charge on capacitor C and the C0 during for low level in the following formula, and Vt is the voltage of the input of latch circuit (13) for the electric capacity other end.By principle of charge conservation, following formula is arranged:
Qin+Qref＝Q’ (6)
Bring (3)～(6) formula into following formula, so it is as follows to obtain the expression formula of input terminal voltage of latch circuit (13):
Vt＝C0/(C0+C)*Vin+C/(C0+C)*Vref (7)
Following formula is the expression formula of latch judgement voltage.The simple analysis following formula can find out, when Vin during greater than-C/C0*Vref Vt greater than zero, and when in during less than-C/C0*Vref Vt that is to say that less than zero the decision level of latch is-C/C0*Vref.
Fig. 4 is the reference voltage comparator with adjustable (1) that the present invention proposes, comprise: capacitance partial pressure circuit (11), pre-charge circuit (12) and latched comparator (13), this circuit module utilizes the capacitor charge and discharge in the switched-capacitor circuit that the electric charge that is pre-stored in the electric capacity is heavily distributed, thereby makes the threshold voltage of comparator to change with the electric capacity ratio; When the electric capacity of pre-charge circuit (12) in capacitance partial pressure circuit (11) charged, pre-charge circuit (12) carried out precharge simultaneously; The comparison output that latched comparator (13) thereby be used for is finished level with reference to ground to the digital signal between the power supply.
Capacitance partial pressure circuit (11) comprises two input ports and an output port, and wherein two input ports are connected with the comparator reference level with incoming level respectively, and output port then is connected with pre-charge circuit (12); And the another one port of pre-charge circuit (12) is by a switch when linking to each other with incoming level, and also the input port with latched comparator (13) links to each other; The input port of latched comparator (13) is to obtain comparative level after process capacitance partial pressure circuit (11) and pre-charge circuit (12) are handled, and the operation of this level process latched comparator (13) to the digital signal between the power supply with exporting reference;
Capacitance partial pressure circuit (11) comprises input signal charging capacitor (111) and reference signal charging capacitor (112).Input signal charging capacitor (111) and reference signal charging capacitor (112) are parallel way, a their wherein end connects the output port of capacitance partial pressure circuit (11) simultaneously, and an other end then is connected with the comparator reference level with incoming level by clock switch respectively; Output port in capacitance partial pressure circuit (11), promptly the end that is connected with reference signal charging capacitor (112) of input signal charging capacitor (111) by clock switch with link to each other with reference to ground; Pre-charge circuit (12) comprises buffer circuits (121) and precharge electric capacity (122), buffer circuits (121) and precharge electric capacity (122) are the series connection form, the input port of buffer circuits (121) is the input port of pre-charge circuit (12), and the output port of buffer circuits (121) links to each other with an end of precharge electric capacity (122); The other end of precharge electric capacity (122) directly links to each other with the input port of latched comparator (13), links to each other with incoming level by clock switch simultaneously; Latched comparator (13) is traditional positive feedback latch-type comparator.
Compare traditional capacitance-voltage-distributing type comparator, when input signal is to electric capacity (111) charging, also precharge electric capacity (122) is charged, under identical decision level situation, reduce the ratio of required charging capacitor (111) and (112), reduced the decision threshold level offset voltage of comparator simultaneously.
Derivation to the circuit decision level is similar to the above, and the decision level expression formula that can obtain latch is:
Vt＝(C+2*C0/(C0+C)*Vin+C/(C0+C)*Vref (8)
Following formula is the expression formula of reference voltage comparator with adjustable judgement voltage of the present invention.The simple analysis following formula can find out, when Vin during greater than-C/ (C+2*C0) * Vref Vt greater than zero, and when Vin during less than-C/ (C+2*C0) * Vref Vt that is to say that less than zero the decision level of latch is-C/ (C+2*C0) * Vref.Suppose that input voltage charging capacitor C0 remains unchanged, in 1.5 every grade production line analog-digital converter, if decision level is 1/4Vref, C equals C0/4 in then traditional comparator, precharge comparator circuit of the present invention then is 2/3*C0, the gap of capacitor C and C0 reduces, and has reduced offset voltage; In 2.5 every grade production line analog-digital converter, if decision level is 1/8Vref, C equals C0/8 in then traditional comparator, and precharge comparator circuit of the present invention then is 2/7*C0, the gap of capacitor C and C0 has equally also obtained dwindling, and has reduced offset voltage.
So far, be appreciated that a kind of novel adjustable comparator of capacitance-voltage-distributing type reference voltage now is provided.Described precharge structure is on the variable comparator basis of capacitance partial pressure reference voltage, a voltage buffer circuit and a precharge electric capacity have been increased, under identical decision level situation, reduced the decision threshold level offset voltage of comparator, reduced of the influence of charging capacitor ratio simultaneously the decision threshold offset voltage.
So far invention has been described in conjunction with the preferred embodiments.Should be appreciated that those skilled in the art can carry out various other change, replacement and interpolations under the situation that does not break away from the spirit and scope of the present invention.Therefore, scope of the present invention is not limited to above-mentioned specific embodiment, and should be limited by claims.
Claims (7)
1. a reference voltage comparator with adjustable is characterized in that, comprising:
Capacitance partial pressure circuit (11), this circuit utilize the capacitor charge and discharge technology in the switched-capacitor circuit that the electric charge that is pre-stored in the electric capacity is heavily distributed, thereby make the threshold voltage of comparator to change with the electric capacity ratio;
Pre-charge circuit (12), when the electric capacity in the capacitance partial pressure circuit (11) was charged, pre-charge circuit (12) carried out precharge simultaneously, and the electric capacity in utilization and the capacitance partial pressure circuit (11) is finished the heavily distribution of electric charge jointly;
And latched comparator (13), this circuit module is used for finishing the comparison of incoming level and decision level, thus output reference ground is to the full swing digital signal between the power supply;
The annexation of above-mentioned three circuit is as follows: described capacitance partial pressure circuit (11) comprises two input ports and an output port, wherein two input ports are connected with the comparator reference level with incoming level respectively, and output port then is connected with described pre-charge circuit (12); The another one port of described pre-charge circuit (12) links to each other with incoming level by clock switch and also links to each other with the input port of described latched comparator (13) simultaneously; The input port of described latched comparator (13) is the comparative level through obtaining after described capacitance partial pressure circuit (11) and described pre-charge circuit (12) processing, and this level is exported with reference to ground to the digital signal between the power supply through the operation of described latched comparator (13).
2. reference voltage comparator with adjustable according to claim 1 is characterized in that, described capacitance partial pressure circuit (11) comprises input signal charging capacitor (111) and reference signal charging capacitor (112).
3. reference voltage comparator with adjustable according to claim 2, it is characterized in that, described input signal charging capacitor (111) and described reference signal charging capacitor (112) are parallel way, their end connects the output port of capacitance partial pressure circuit (11) simultaneously, and an other end then is connected with the comparator reference level with incoming level by clock switch respectively.
4. reference voltage comparator with adjustable according to claim 3 is characterized in that, the output port of described capacitance partial pressure circuit (11) links to each other with reference ground by clock switch.
5. reference voltage comparator with adjustable according to claim 1 is characterized in that, described pre-charge circuit (12) comprises buffer circuits (121) and precharge electric capacity (122); Described buffer circuits (121) is used to isolate different dividing potential drop electric capacity, and described precharge electric capacity (122) is used to reduce the influence of offset voltage.
6. reference voltage comparator with adjustable according to claim 5, it is characterized in that, described buffer circuits (121) and described precharge electric capacity (122) are the series connection form, the input port of described buffer circuits (121) is the input port of described pre-charge circuit (12), and the output port of described buffer circuits (121) links to each other with an end of described precharge electric capacity (122); The other end of described precharge electric capacity (122) directly links to each other with the input port of described latched comparator (13), links to each other with incoming level by clock switch simultaneously; The output port of described buffer circuits (121) links to each other with reference ground by clock switch.
7. reference voltage comparator with adjustable according to claim 1 is characterized in that, described latched comparator (13) is traditional positive feedback latch-type comparator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101798606A CN101465649B (en) | 2007-12-19 | 2007-12-19 | Comparator with adjustable reference voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101798606A CN101465649B (en) | 2007-12-19 | 2007-12-19 | Comparator with adjustable reference voltage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101465649A true CN101465649A (en) | 2009-06-24 |
| CN101465649B CN101465649B (en) | 2010-08-18 |
Family
ID=40806039
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007101798606A Active CN101465649B (en) | 2007-12-19 | 2007-12-19 | Comparator with adjustable reference voltage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101465649B (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102176675A (en) * | 2011-01-20 | 2011-09-07 | 浙江大学 | Capacitive-voltage-division-type multi-bit quantizer |
| CN102844987A (en) * | 2010-02-26 | 2012-12-26 | 国立大学法人东京工业大学 | Pipeline analog to digital converter and analog to digital conversion method and dynamic differential amplifier |
| CN103051324A (en) * | 2011-10-14 | 2013-04-17 | 英飞凌科技股份有限公司 | Interface circuit and method for enabling an output driver of the interface circuit |
| CN103259510A (en) * | 2012-02-17 | 2013-08-21 | 电力集成公司 | Latching comparator |
| CN103368542A (en) * | 2012-03-28 | 2013-10-23 | 中国科学院电子学研究所 | High precision and small time-delay continuous time comparator |
| CN104242937A (en) * | 2013-06-17 | 2014-12-24 | 上海华虹宏力半导体制造有限公司 | Simulation reference level buffer for pipelined analog-digital converter |
| CN104518799A (en) * | 2013-09-27 | 2015-04-15 | 联发科技股份有限公司 | Analog to digital converter and signal converting method |
| CN105005226A (en) * | 2015-07-22 | 2015-10-28 | 株洲南车时代电气股份有限公司 | Locomotive frequency signal input acquisition circuit |
| CN105807832A (en) * | 2014-12-30 | 2016-07-27 | 中国科学院深圳先进技术研究院 | Standard voltage stabilizing circuit |
| CN107317570A (en) * | 2016-04-26 | 2017-11-03 | 成都锐成芯微科技股份有限公司 | Common mode electrical level generation circuit |
| CN111884656A (en) * | 2020-08-07 | 2020-11-03 | 中国电子科技集团公司第二十四研究所 | Comparator and analog-to-digital converter |
| CN112953536A (en) * | 2019-12-11 | 2021-06-11 | 上海交通大学 | Adjustable gain dynamic amplifying device with calibration circuit and method |
| CN113949396A (en) * | 2021-10-26 | 2022-01-18 | 东南大学 | Quick polling method applied to wireless receiver |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19755130C1 (en) * | 1997-12-11 | 1999-06-02 | Siemens Ag | Buffer circuit |
| US7109758B2 (en) * | 2004-01-30 | 2006-09-19 | Macronix International Co., Ltd. | System and method for reducing short circuit current in a buffer |
-
2007
- 2007-12-19 CN CN2007101798606A patent/CN101465649B/en active Active
Cited By (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102844987A (en) * | 2010-02-26 | 2012-12-26 | 国立大学法人东京工业大学 | Pipeline analog to digital converter and analog to digital conversion method and dynamic differential amplifier |
| CN102844987B (en) * | 2010-02-26 | 2015-09-02 | 国立大学法人东京工业大学 | Pipeline system A/D converter and A/D conversion method and dynamic type differential amplifier |
| CN102176675B (en) * | 2011-01-20 | 2013-07-24 | 浙江大学 | Capacitive-voltage-division-type multi-bit quantizer |
| CN102176675A (en) * | 2011-01-20 | 2011-09-07 | 浙江大学 | Capacitive-voltage-division-type multi-bit quantizer |
| CN103051324B (en) * | 2011-10-14 | 2016-02-24 | 英飞凌科技股份有限公司 | The method of interface circuit and the output driver for unlock interface circuit |
| CN103051324A (en) * | 2011-10-14 | 2013-04-17 | 英飞凌科技股份有限公司 | Interface circuit and method for enabling an output driver of the interface circuit |
| CN103259510A (en) * | 2012-02-17 | 2013-08-21 | 电力集成公司 | Latching comparator |
| CN103259510B (en) * | 2012-02-17 | 2016-09-14 | 电力集成公司 | Latched comparator |
| US9154119B2 (en) | 2012-02-17 | 2015-10-06 | Power Integrations, Inc. | Latching comparator |
| US9331597B2 (en) | 2012-02-17 | 2016-05-03 | Power Integrations, Inc. | Latching comparator |
| CN103368542A (en) * | 2012-03-28 | 2013-10-23 | 中国科学院电子学研究所 | High precision and small time-delay continuous time comparator |
| CN103368542B (en) * | 2012-03-28 | 2015-12-16 | 中国科学院电子学研究所 | Comparator continuous time that a kind of high accuracy time delay is little |
| CN104242937A (en) * | 2013-06-17 | 2014-12-24 | 上海华虹宏力半导体制造有限公司 | Simulation reference level buffer for pipelined analog-digital converter |
| CN104242937B (en) * | 2013-06-17 | 2017-03-29 | 上海华虹宏力半导体制造有限公司 | For the analog references level buffer device of flow-line modulus converter |
| CN104518799A (en) * | 2013-09-27 | 2015-04-15 | 联发科技股份有限公司 | Analog to digital converter and signal converting method |
| CN104518799B (en) * | 2013-09-27 | 2017-09-29 | 联发科技股份有限公司 | Analog-to-digital converter and signal conversion method |
| CN105807832A (en) * | 2014-12-30 | 2016-07-27 | 中国科学院深圳先进技术研究院 | Standard voltage stabilizing circuit |
| CN105807832B (en) * | 2014-12-30 | 2017-08-11 | 中国科学院深圳先进技术研究院 | Reference voltage-stabilizing circuit |
| CN105005226A (en) * | 2015-07-22 | 2015-10-28 | 株洲南车时代电气股份有限公司 | Locomotive frequency signal input acquisition circuit |
| CN105005226B (en) * | 2015-07-22 | 2018-06-29 | 株洲南车时代电气股份有限公司 | A kind of locomotive frequency signal inputs Acquisition Circuit |
| CN107317570A (en) * | 2016-04-26 | 2017-11-03 | 成都锐成芯微科技股份有限公司 | Common mode electrical level generation circuit |
| CN112953536A (en) * | 2019-12-11 | 2021-06-11 | 上海交通大学 | Adjustable gain dynamic amplifying device with calibration circuit and method |
| CN111884656A (en) * | 2020-08-07 | 2020-11-03 | 中国电子科技集团公司第二十四研究所 | Comparator and analog-to-digital converter |
| CN113949396A (en) * | 2021-10-26 | 2022-01-18 | 东南大学 | Quick polling method applied to wireless receiver |
| CN113949396B (en) * | 2021-10-26 | 2023-04-07 | 东南大学 | Quick polling method applied to wireless receiver |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101465649B (en) | 2010-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101465649B (en) | Comparator with adjustable reference voltage | |
| Wei et al. | A 0.024 mm 2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS | |
| CN103905049B (en) | A kind of high-speed flash adds alternately comparison expression gradually-appoximant analog-digital converter | |
| CN206164507U (en) | Successive approximation type adc with segmentation capacitor array | |
| CN105897272B (en) | Successive approximation analog-digital converter and its control method | |
| CN101277112B (en) | Low-power consumption assembly line a/d converter by sharing operation amplifier | |
| CN105141313B (en) | A kind of SAR ADC and its application method using low resolution DAC capacitor arrays | |
| CN105119603B (en) | Streamline gradually-appoximant analog-digital converter | |
| CN101764613B (en) | Time domain comparer with low power dissipation feedback control structure | |
| TWI532328B (en) | Analog to digital converter and converting method thereof | |
| WO2018053788A1 (en) | Dac capacitor array, sar analog-to-digital converter and method for reducing power consumption | |
| CN109120268A (en) | A kind of dynamic comparer offset voltage calibration method | |
| CN104092466B (en) | Assembly line successive approximation analog-to-digital converter | |
| CN104168025B (en) | A kind of charge type streamline gradual approaching A/D converter | |
| CN105049050B (en) | A kind of charge redistribution method for gradually-appoximant analog-digital converter | |
| CN104320141A (en) | Low-power-consumption 12-bit assembly line successive approximation analog-digital converter | |
| CN109639282A (en) | A kind of low-power consumption SYN register type successive approximation analog to digital C of single ended input | |
| CN111327324B (en) | Capacitor array structure suitable for successive approximation type analog-to-digital converter | |
| US8963763B2 (en) | Configuring an analog-digital converter | |
| CN104753533B (en) | One kind is classified shared binary channels flow-line modulus converter | |
| Yang et al. | A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator | |
| CN108075776A (en) | Compound type analog-to-digital converter | |
| TWI736223B (en) | Digital slope analog to digital converter device and signal conversion method | |
| CN104135291B (en) | A kind of continuous proximity register analog-digital converter realized in pulse charge form | |
| US20220021396A1 (en) | Signal converting apparatus and related method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180302 Address after: 100086 Beijing city Huairou District Yanqi Yanqi Economic Development Zone South four Street No. 25 Building No. 3 hospital No. 307 Patentee after: Beijing Zhongke micro Intellectual Property Service Co., Ltd. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Patentee before: Institute of Microelectronics, Chinese Academy of Sciences |