CN101452058B - Semiconductor integrated circuit device and battery pack - Google Patents

Semiconductor integrated circuit device and battery pack Download PDF

Info

Publication number
CN101452058B
CN101452058B CN2008101830273A CN200810183027A CN101452058B CN 101452058 B CN101452058 B CN 101452058B CN 2008101830273 A CN2008101830273 A CN 2008101830273A CN 200810183027 A CN200810183027 A CN 200810183027A CN 101452058 B CN101452058 B CN 101452058B
Authority
CN
China
Prior art keywords
clock
battery
pattern
integrated circuit
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2008101830273A
Other languages
Chinese (zh)
Other versions
CN101452058A (en
Inventor
板垣孝俊
阿部真喜男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsumi Electric Co Ltd
Original Assignee
Mitsumi Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsumi Electric Co Ltd filed Critical Mitsumi Electric Co Ltd
Publication of CN101452058A publication Critical patent/CN101452058A/en
Application granted granted Critical
Publication of CN101452058B publication Critical patent/CN101452058B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31727—Clock circuits aspects, e.g. test clock circuit details, timing aspects for signal generation, circuits for testing clocks
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/36—Arrangements for testing, measuring or monitoring the electrical condition of accumulators or electric batteries, e.g. capacity or state of charge [SoC]
    • G01R31/392—Determining battery ageing or deterioration, e.g. state of health
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/36—Arrangements for testing, measuring or monitoring the electrical condition of accumulators or electric batteries, e.g. capacity or state of charge [SoC]
    • G01R31/396—Acquisition or processing of data for testing or for monitoring individual cells or groups of cells within a battery
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00—Secondary cells; Manufacture thereof
    • H01M10/05—Accumulators with non-aqueous electrolyte
    • H01M10/052—Li-accumulators
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Electrochemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • General Chemical & Material Sciences (AREA)
  • General Engineering & Computer Science (AREA)
  • Power Sources (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Tests Of Electric Status Of Batteries (AREA)
  • Secondary Cells (AREA)

Abstract

The invention aims to provide a semiconductor integrated circuit device and battery set, which can set various action patterns with difference current sinking, can decrease current sinking corresponding to the connection state or action state of battery-using devices and can determine the battery surplus. The semiconductor integrated circuit device uses batteries as an electric power source, and has the function of determining the battery surplus and then transmitting to the battery-using devices using the batteries as and electric power source. The semiconductor integrated circuit device has: clocking generating units (21, 23) generating a first clock and a second clock having a frequency greater than that of the first clock; a selecting unit (24) selecting one of the first clock and the second clock outputted by the clock generating units to output; an arithmetic unit (12) for arithmetic according to the clock performing action outputted by the selecting unit for the battery surplus; and a communication unit (16) for transmitting the battery surplus calculated by the arithmetic unit to the battery-using devices according to the clock performing action outputted by the selecting unit.

Description

Conductor integrated circuit device and electric battery
Technical field
The present invention relates to conductor integrated circuit device and electric battery, relate to possessing to have and obtain conductor integrated circuit device and the electric battery that then residual capacity of battery sends to the function of battery use equipment.
Background technology
Lithium ion battery has been provided in the portable battery use equipment such as mobile phone, digital camera in recent years.Lithium ion battery generally is difficult to according to its voltage detecting residual capacity of battery.Therefore, take the charging and discharging currents of battery is added up, measure the method for residual capacity of battery.
At present, developed be used to using above-mentioned method to measure the fuel quantity ga(u)ge IC of residual capacity of battery, the built-in CPU of this fuel quantity ga(u)ge IC, storer etc., convert the charging and discharging currents that detects to numerical data and add up computing, calculate thus residual capacity of battery, and the residual capacity of battery that calculates is sent to the batteries use equipment such as mobile phone, digital camera by telecommunication circuit.
Although fuel quantity ga(u)ge IC is used for measuring residual capacity of battery, fuel quantity ga(u)ge IC itself provides action power by lithium ion battery, therefore need to reduce as far as possible the current sinking of fuel quantity ga(u)ge IC.
Put down in writing the mode determination that residual capacity of battery is set in the control model of data processing unit in patent documentation 1, carrying out the supply current limit from battery in mode determination is minimum control, realizes power saving.
[patent documentation 1] JP 2005-12960 communique
Summary of the invention
Existing fuel quantity ga(u)ge IC is except normal mode, only has the " shut " mode" that when long-term the placement, clock is stopped or cutting off the electricity supply, existence can't be used the connection status of equipment or the operating state reduction current sinking that battery uses equipment by corresponding battery, also can't obtain in the problem that does not connect the electric current surplus under the long-term laying state of battery use equipment.
The present invention proposes in view of the above problems, its purpose is to provide can set the different exercises pattern of current sinking, can use the connection status of equipment or operating state to reduce current sinking by corresponding battery, and can obtain conductor integrated circuit device and the electric battery of residual capacity of battery.
The conductor integrated circuit device of an embodiment of the present invention, with battery as power supply, and have and obtain residual capacity of battery and then send to the function of using equipment with described battery as the battery of power supply, it has: clock generation unit (21,23), and it generates the first clock and frequency greater than the second clock of described the first clock; Selected cell (24), it selects the first clock of described clock generation unit output and some output the in the second clock; Arithmetic element (12), its clock according to described selected cell output moves described residual capacity of battery is carried out computing; And communication unit (16), its clock according to described selected cell output moves, the residual capacity of battery that described arithmetic element is calculated sends to described battery use equipment, thus, can set the different pattern of current sinking, can use the connection status of equipment or operating state to reduce current sinking by corresponding battery, and can obtain residual capacity of battery.
In described conductor integrated circuit device, can have setup unit (12,22,25, S1～S6), this setup unit is set the first mode that makes described arithmetic element (12) action and the second pattern that described arithmetic element (12) is stopped.
In described conductor integrated circuit device, described clock generation unit (21,23) can have second oscillator (23) of the second clock of the first oscillator (21) of generating the first clock and generation and described the first clock synchronous.
In described conductor integrated circuit device, described clock generation unit (21,23) can have first oscillator (21) of generation the first clock and second oscillator (23) of generation and the asynchronous second clock of described the first clock.
In described conductor integrated circuit device, can have the timing unit (15) that the clock according to the output of described selected cell moves, carries out timing under described the second pattern.
In described conductor integrated circuit device, described setup unit (S1～S6), can use connection status and the operating state of equipment to carry out the switching of described first mode and described the second pattern according to described battery.
The electric battery of an embodiment of the present invention, the conductor integrated circuit device and the described battery that possess above-mentioned a certain mode, can set thus the different exercises pattern of current sinking, can use the connection status of equipment or operating state to reduce current sinking according to battery, and can obtain residual capacity of battery.
In described conductor integrated circuit device, can have setup unit (12,22,25, S11～S16), the four-mode that the timing unit (15) that its setting makes the three-mode of described arithmetic element (12) action and makes described arithmetic element (12) stop only to use the clock of described selected cell output to carry out timing moves
Described clock generation unit has the first oscillator (41) that generates the first clock and the second oscillator (23) that generates second clock,
Described the first oscillator (41) with respect to the frequency of the first clock that generates, is reduced in the frequency of the first clock that generates under the described four-mode under described three-mode.
In described conductor integrated circuit device, described timing unit (15) can using described the first clock to carry out timing through the stipulated time time under the described four-mode, make described setup unit move to described three-mode.
In described conductor integrated circuit device, described timing unit (15) can freely change the described stipulated time.
In addition, the reference marks in the above-mentioned bracket is added in order easily to understand, and only an example is not limited to illustrated state.
Description of drawings
Fig. 1 is the frame assumption diagram of an embodiment of conductor integrated circuit device of the present invention.
Fig. 2 is the state transition diagram of conductor integrated circuit device.
Fig. 3 is the process flow diagram of an embodiment of pattern hand-off process.
Fig. 4 is the key diagram that pattern is switched.
Fig. 5 is the stereographic map of an embodiment that has used the electric battery of conductor integrated circuit device of the present invention.
Fig. 6 is the frame assumption diagram of other embodiments of conductor integrated circuit device of the present invention.
Fig. 7 is the circuit structure diagram of an embodiment of variable oscillation circuit.
Fig. 8 is the state transition diagram of conductor integrated circuit device shown in Figure 6.
Fig. 9 is the process flow diagram of other embodiments of pattern hand-off process.
Figure 10 is the key diagram that pattern is switched.
Symbol description
10, fuel quantity ga(u)ge functional module; 11 mimic channel sections; 12CPU; 13ROM; 14RAM; 15 timing sections; 16 Department of Communication Forces; 21,23,41 oscillatory circuits; 22 pattern registers; 24 clock selectors; 25 modules stop register; 30 electric battery; 31 batteries; 32 SIC (semiconductor integrated circuit)
Embodiment
(structure of conductor integrated circuit device)
Fig. 1 represents the frame assumption diagram of an embodiment of conductor integrated circuit device of the present invention.In the figure, be provided with mimic channel section 11, CPU12, ROM13, RAM14, timing section 15, Department of Communication Force 16 in fuel quantity ga(u)ge functional module 10, they are not by there being illustrated internal bus to interconnect.
Be provided with the mimic channels such as voltage sensor, temperature sensor, current sensor, AD converter in mimic channel section 11, the detected value of each sensor carries out digitizing by AD converter, offers CPU12 via internal bus.
CPU12 carries out the various softwares store in ROM13, the charging and discharging currents of the detected lithium ion battery of current sensor is added up computing, comes thus the residual capacity of battery of computing lithium ion battery.In addition, the detected value of voltage sensor and temperature sensor is used for carrying out various corrections, and the operating area when RAM14 carries out processing as CPU12 also comprises the EEPROM as nonvolatile memory in ROM13.
Timing section 15 has to comprise interrupts using timer at interior various timer with timer and timing, and the signal that these timers generate for example is provided for CPU12 as look-at-me, Measuring Time.Department of Communication Force 16, the corresponding requirement of using equipment to provide via communication terminal 17 from batteries such as mobile phone, digital cameras, the residual capacity of battery that CPU12 is calculated via communication terminal 17 sends to battery use equipment.
Oscillatory circuit 21 is indicated the vibration corresponding with pattern by pattern register 22 or is stopped, and for example produces the low-speed clock that frequency is 38.4kHz according to the indication of vibrating, and then offers oscillatory circuit 23 and clock selector 24.
Oscillatory circuit 23, for example be built-in with PLL, by the pattern register 22 indications frequency corresponding with pattern, producing with for example frequency of the clock synchronous that comes self-oscillating circuit 21 is some high speed clocks of 5MHz/2.5MHz/1.25MHz, then offers clock selector 24.
In addition, the clock that also can oscillatory circuit 21 not exported offers oscillatory circuit 23, and oscillatory circuit 21,23 is moved asynchronously.
Clock selector 24 is by the pattern register 22 indications clock selecting corresponding with pattern, select some in low-speed clock and a plurality of high speed clock, offer respectively mimic channel section 11, CPU12, ROM13, RAM14, timing section 15, Department of Communication Force 16 in the fuel quantity ga(u)ge module 10.
Above-mentioned pattern register 22 is set pattern by CPU12, take CPU12 fill order (sleep commands) as triggering the change action pattern.In addition, CPU12 stops in the register 25 setting the license that mimic channel section 11, timing section 15, Department of Communication Force 16 clock separately accepts or forbids in module, the signal that the clock that module stops register 25 and provides indication to set to mimic channel section 11, timing section 15, Department of Communication Force 16 is respectively accepted license or forbidden.Thus, mimic channel section 11, timing section 15, Department of Communication Force 16 only when being instructed to clock acceptance license, are just accepted the clock that provides from clock selector 24.
(state transition)
Fig. 2 represents the state transition of SIC (semiconductor integrated circuit) shown in Figure 1.In the figure, become aggressive mode (at a high speed) ACH by resetting apparatus.Afterwards, by the setting of pattern register 22 and the execution of sleep commands, for aggressive mode (middling speed) ACM, carry out reciprocal migration by the setting of pattern register 22 and the execution of sleep commands from aggressive mode (at a high speed) ACH migration.And, by the setting of pattern register 22 and the execution of sleep commands, for sub-aggressive mode SAC, in addition, carry out reciprocal migration by the setting of pattern register 22 and the execution of sleep commands from aggressive mode (middling speed) ACM migration.
Aggressive mode (at a high speed) ACH is that CPU12 is according to the clock of frequency 5MHz, pattern with high-speed execution, the clock of the frequency 5MHz that clock selector 24 is selected offers each one of fuel quantity ga(u)ge functional module 10, and the instruction simulation circuit part 11, timing section 15, the Department of Communication Force 16 that stop register 25 according to module are accepted clock to move at a high speed.
Aggressive mode (middling speed) ACM is that CPU12 is according to the clock of frequency 2.5MHz or 1.25MHz, pattern with the middling speed executive routine, the frequency 2.5MHz that clock selector 24 is selected or the clock of 1.25MHz offer each one of fuel quantity ga(u)ge functional module 10, and the instruction simulation circuit part 11, timing section 15, the Department of Communication Force 16 that stop register 25 according to module are accepted clock and moved with middling speed.
Sub-aggressive mode SAC is that CPU12 is according to the clock of frequency 38.4kMHz, pattern with the low speed executive routine, the clock of the frequency 38.4kHz that clock selector 24 is selected offers each one of fuel quantity ga(u)ge functional module 10, and the instruction simulation circuit part 11, timing section 15, the Department of Communication Force 16 that stop register 25 according to module are accepted clock and moved with low speed.
In addition, respectively from aggressive mode (at a high speed) ACH, aggressive mode (middling speed) ACM, sub-aggressive mode SAC, by the setting of pattern register 22 and the execution of sleep commands, migration is sleep pattern (at a high speed) SLH, sleep pattern (middling speed) SLM, sub-sleep pattern SSL, carries out reciprocal migration by the generation that program interrupt or timer interrupt.
Sleep pattern (at a high speed) SLH is that CPU12 stops action, stops the indication of register 25 according to module, and mimic channel section 11, timing section 15, Department of Communication Force 16 accepts the pattern that the clock of the frequency 5MHz that selected by clock selector 24 moves.
Sleep pattern (middling speed) SLM is that CPU12 stops action, stop the indication of register 25 according to module, mimic channel section 11, timing section 15, Department of Communication Force 16 accepts the pattern that the clock of the frequency 2.5MHz that selected by clock selector 24 or 1.25MHz moves.
Sub-sleep pattern SSL is that CPU12 stops action, stops the indication of register 25 according to module, and mimic channel section 11, timing section 15, Department of Communication Force 16 accepts the pattern that the clock of the frequency 38.4kHz that selected by clock selector 24 moves.
In addition, from aggressive mode (at a high speed) ACH, aggressive mode (middling speed) ACM, sub-aggressive mode SAC, by the setting of pattern register 22 and the execution of sleep commands, migration is monitoring mode WTC, software standby mode SSB respectively, carries out reciprocal migration by the generation that program interrupt or timer interrupt.
Monitoring mode WTC is that CPU12 stops action, stops the indication of register 25 according to module, and only timing section 15 accepts the pattern that the clock of the frequency 38.4kHz that selected by clock selector 24 moves.
Software standby mode SSB is that CPU12 stops, and stops instruction simulation circuit part 11, timing section 15, Department of Communication Force 16 whole patterns that stop of moving of register 25 according to module.
In addition, in monitoring mode WTC, software standby mode SSB, mimic channel section 11, RAM14 pattern register 22, module stop register 25 etc. in the situation that move and stop to keep separately internal state.
Therefore, can in timing section 15, carry out timing to the time of keeping monitoring mode WTC under the monitoring mode WTC, revert to aggressive mode (at a high speed) ACH, aggressive mode (middling speed) ACM, sub-aggressive mode SAC from monitoring mode WTC after, can be held time according to monitoring mode by CPU12 and infer the charging and discharging currents of lithium ion battery.
(pattern switching)
Fig. 3 represents the process flow diagram of an embodiment of the pattern hand-off process that CPU12 carries out.In addition, when this processes beginning, aggressive mode (at a high speed) ACH or aggressive mode (middling speed) ACM have been preseted.
In the figure, CPU12 in step S1 according to the frequency of kind, state or the request of the request of using equipment that Department of Communication Force 16 is provided from battery, judge that battery uses equipment whether to be connected with the electric battery that possesses self device (conductor integrated circuit device), battery uses equipment whether to be in operating state, and battery uses equipment whether to be in the function stop state.
For example, if battery uses equipment to be connected with electric battery, then the voltage of communication terminal 17 is the regulation grade, use the connection of equipment so can judge battery, if battery uses equipment as operating state then the frequency of asking is higher than setting, the frequency of asking if battery use equipment is in the function stop state is lower than setting, so can acts of determination state/function stop state.
In step S2, judge according to result of determination battery uses equipment whether to be in operating state, when battery use equipment is in operating state, in step S3, pattern is set as initiatively (at a high speed) ACH or aggressive mode (middling speed) ACM.
On the other hand, when in step S2, using equipment to be not operating state according to the result of determination battery, judge in step S4 battery uses equipment whether to be the function stop state, when battery use equipment is in the function stop state, at step S5 pattern is switched to sleep pattern (at a high speed) SLH or sleep pattern (middling speed) SLM.After switching, this when through after the stipulated time, for example interrupts reverting to original aggressive mode (at a high speed) ACH or aggressive mode (middling speed) ACM or sub-aggressive mode SAC according to timer.
And, in step S4, when battery uses equipment not to be the function stop state, i.e. when battery use equipment is not connected with electric battery, in step S6, pattern switched to sub-aggressive mode SAC or sub-sleep pattern SSL or monitoring mode WTC.After sub-sleep pattern SSL or monitoring mode WTC switch to this, when through the stipulated time, for example interrupt reverting to original aggressive mode (at a high speed) ACH or aggressive mode (middling speed) ACM or sub-aggressive mode SAC according to timer.
Will in above-mentioned steps S3, set among aggressive mode (at a high speed) ACH or aggressive mode (middling speed) ACM which? will in step S5, switch among sleep pattern (at a high speed) SLH or sleep pattern (middling speed) SLM which? will and in step S6, switch among sub-aggressive mode SAC or sub-sleep pattern SSL or the monitoring mode WTC which? by the user predetermine and EEPROM in ROM13 in set.
But, use equipment to be connected with electric battery at battery, when battery uses equipment to be not operating state, shown in Fig. 4 (A), can make aggressive mode (at a high speed) ACH (or aggressive mode (middling speed) ACM) is stipulated time T1, making sleep pattern (at a high speed) SLH (or sleep pattern (middling speed) SLM) is stipulated time T2, repeats such setting.
In addition, when battery use equipment is not connected with electric battery, shown in Fig. 4 (B), can make aggressive mode (at a high speed) ACH (or aggressive mode (middling speed) ACM or sub-aggressive mode SAC) is stipulated time T1, making monitoring mode WTC is stipulated time T3, repeats such setting.As mentioned above, corresponding battery uses the state of equipment to use which pattern, and the user can freely set.
So, corresponding battery uses connection status and the operating state of equipment, if using equipment as operating state, battery for example sets aggressive mode, if battery use equipment is not operating state then for example is made as sleep pattern, if not connecting battery uses equipment then for example is made as monitoring mode, thus, just current sinking can be reduced, the residual capacity of battery that does not connect under the long-term laying state of battery use equipment can be obtained.
(electric battery)
Fig. 5 represents to use the stereographic map of an embodiment of the electric battery of conductor integrated circuit device of the present invention.In the figure, the structure of electric battery 30 is for having held battery 31 and conductor integrated circuit device 32 in housing 33.Battery 31 is lithium ion batteries, is connected with conductor integrated circuit device 32 shown in Figure 1 by splicing ear 34a, 34b.
In addition, the outside terminal 35a, the 35b that arrange at housing 33 are connected with negative pole with the positive pole of battery 31, and outside terminal 35c is connected with the communication terminal 17 of conductor integrated circuit device 32.
In addition, in the above-described embodiment, use aggressive mode as an example of first mode, used sleep pattern or monitoring mode as an example of the second pattern.
(other embodiments)
Fig. 6 represents the frame assumption diagram of other embodiments of conductor integrated circuit device of the present invention.In the figure, give identical symbol for the part identical with Fig. 1.Be provided with mimic channel section 11, CPU12, ROM13, RAM14, timing section 15, Department of Communication Force 16 in fuel quantity ga(u)ge functional module 10, they interconnect by not shown internal bus.
Be provided with the mimic channels such as voltage sensor, temperature sensor, current sensor, AD converter in mimic channel section 11, the detected value of each sensor carries out digitizing by AD converter, offers CPU12 via internal bus.
CPU12 carries out the various softwares store in ROM13, the charging and discharging currents of the detected lithium ion battery of current sensor is added up computing, comes thus the residual capacity of battery of computing lithium ion battery.In addition, the detected value of voltage sensor and temperature sensor is used for carrying out various corrections, and the operating area when RAM14 carries out processing as CPU12 also comprises the EEPROM as nonvolatile memory in ROM13.
Timing section 15 has to comprise interrupts using timer at interior various timer with timer and timing, and the signal that these timers generate for example is provided for CPU12 as look-at-me, Measuring Time.The requirement that Department of Communication Force 16 correspondences use equipment to provide via communication terminal 17 from batteries such as mobile phone, digital cameras, the residual capacity of battery that CPU12 is calculated via communication terminal 17 sends to battery use equipment.
Variable oscillation circuit 41 is indicated the vibration of the frequency corresponding with pattern by pattern register 22 or is stopped, for example produce the low-speed clock that frequency is 38.4kHz according to vibration indication 1 (aggressive mode, sub-aggressive mode, sleep pattern, sub-sleep pattern), for example producing frequency according to vibration indication 2 (monitoring modes) is 9.6kHz or its following Ultra-Low Speed clock, then offers oscillatory circuit 23 and clock selector 24.
At this, sometimes as the AD converter in the mimic channel section 11 sigma-delta modulator is set, by sigma-delta modulator simulating signal is carried out PDM (pulse number modulation (PNM)) namely, the modulation of 1 bit digital, then offer CPU12, the PDM signal is converted to the digital value of multidigit by CPU12, i.e. PCM (pulse code modulation (PCM)) data.At this moment, if CPU12 is provided the clock that frequency is the low speed of 38.4kHz, then the PDM signal can be converted to the PCM data, but if the Ultra-Low Speed clock of frequency 9.6kHz can't carry out the conversion from above-mentioned PDM signal to the PCM data.That is, frequency is that the clock of the Ultra-Low Speed of 9.6kHz is the Ultra-Low Speed of the degree that CPU12 can't regular event.
Fig. 7 represents the circuit structure diagram of an embodiment of variable oscillation circuit 41.In the figure, the MOS-FET of p raceway groove (burning film semiconductor-field effect transistor: below become " MOS transistor ") M1～M4 is connected source electrode, grid is connected with terminal 42a～42d, and drain electrode is linked together with power Vcc.Be connected with the source electrode of p channel MOS transistor M5, M6 in the drain electrode of MOS transistor M1～M4.Drain current when making MOS transistor M1～M4 conducting is identical.
Non-inverting input of the drain electrode of MOS transistor M5 and comparer 43, the drain electrode of n channel MOS transistor M7 and the end of capacitor C1 are connected, and with the other end ground connection of source electrode and the capacitor C1 of MOS transistor M7.The grid of MOS transistor M5, M7 is connected with the terminal d of logical circuit 45.Reverse input terminal at comparer 43 applies reference voltage V 1 from constant pressure source 46, and the lead-out terminal of comparer 43 is connected with the terminal a of logical circuit 45.
Non-inverting input of the drain electrode of MOS transistor M6 and comparer 44, the drain electrode of n channel MOS transistor M8 and the end of capacitor C2 (for example C1=C2) are connected, and with the other end ground connection of source electrode and the capacitor C2 of MOS transistor M8.The grid of MOS transistor M6, M8 is connected with the terminal e of logical circuit 45.Reversed input terminal at comparer 44 applies reference voltage V 1 from constant pressure source 46, and the lead-out terminal of comparer 44 is connected with the terminal b of logical circuit 45.
At this, terminal e at logical circuit 45 is output as high level, when terminal d output becomes low level, MOS transistor M6 conducting, MOS transistor M8 ends to come the charging to capacitor C2, and the voltage of non-inverting input of comparer 44 slowly rises, when having surpassed reference voltage V 1, the output of comparer 44 (that is, the input of the terminal b of logical circuit 45) switches to high level from low level.Thus, the output of terminal c becomes low level, and the output of terminal e becomes high level, MOS transistor M6 cut-off, and MOS transistor M8 conducting, capacitor C2 discharges hastily.So, the output of the terminal c of logical circuit 45 is exported from terminal 47 as oscillator signal.
Be that the vibration of the low-speed clock of 38.4kHz was indicated 1 o'clock at the indication generated frequency, the low level signal of whole terminal 42a～42d is provided, MOS transistor M1～M4 conducting, the additive value of the drain current of MOS transistor M1～M4 becomes the drain current of MOS transistor M5 or MOS transistor M6, i.e. the charging current of capacitor C1, C2.
Be that the vibration of the Ultra-Low Speed clock of 9.6kHz was indicated 2 o'clock at the indication generated frequency, only terminal 42a is low level, the signal of high level is provided for terminal 42b～42d, only MOS transistor M1 conducting, the drain current of MOS transistor M1 becomes the drain current of MOS transistor M5 or MOS transistor M6, i.e. the charging current of capacitor C1, C2.
So, in vibration indication 2, become 1/4 of vibration indication 1 by the charging current that makes capacitor C1, C2, and make oscillation frequency become about 1/4.
In addition, as variable oscillation circuit 41, the oscillator that can prepare to generate the oscillator of low-speed clock and generate the Ultra-Low Speed clock switches to one party wherein.
Oscillatory circuit 23, for example be built-in with PLL, by the pattern register 22 indications frequency corresponding with pattern, producing with for example frequency of the clock synchronous that comes self-oscillating circuit 41 is some high speed clocks of 5MHz/2.5MHz/1.25MHz, then offers clock selector 24.
In addition, the clock that also can oscillatory circuit 41 not exported offers oscillatory circuit 23, and oscillatory circuit 41,23 is moved asynchronously.
Clock selector 24 is by the pattern register 22 indications clock selecting corresponding with pattern, select some in low-speed clock and a plurality of high speed clock, offer respectively mimic channel section 11, CPU12, ROM13, RAM14, timing section 15, Department of Communication Force 16 in the fuel quantity ga(u)ge module 10.
Above-mentioned pattern register 22 is set pattern by CPU12, take CPU12 fill order (sleep commands) as triggering the change action pattern.In addition, CPU12 stops in the register 25 setting the license that mimic channel section 11, timing section 15, Department of Communication Force 16 clock separately accepts or forbids in module, the signal that the clock that module stops register 25 and provides indication to set to mimic channel section 11, timing section 15, Department of Communication Force 16 is respectively accepted license or forbidden.Thus, mimic channel section 11, timing section 15, Department of Communication Force 16 only when being instructed to clock acceptance license, are just accepted the clock that provides from clock selector 24.
(state transition)
Fig. 8 represents the state transition of SIC (semiconductor integrated circuit) shown in Figure 6.In addition, longitudinal direction represents clock frequency in Fig. 8.In the figure, become aggressive mode (at a high speed) ACH by resetting apparatus.Afterwards, by the setting of pattern register 22 and the execution of sleep commands, for sub-aggressive mode SAC, in addition, carry out reciprocal migration by the setting of pattern register 22 and the execution of sleep commands from aggressive mode (at a high speed) ACH migration.
Aggressive mode (at a high speed) ACH is that CPU12 is according to the clock of frequency 5MHz, pattern with high-speed execution, the clock of the frequency 5MHz that clock selector 24 is selected offers each one of fuel quantity ga(u)ge functional module 10, and the instruction simulation circuit part 11, timing section 15, the Department of Communication Force 16 that stop register 25 according to module are accepted clock to move at a high speed.
Sub-aggressive mode SAC is that CPU12 is according to the clock of frequency 38.4kMHz, pattern with the low speed executive routine, the clock of the frequency 38.4kHz that clock selector 24 is selected offers each one of fuel quantity ga(u)ge functional module 10, and the instruction simulation circuit part 11, timing section 15, the Department of Communication Force 16 that stop register 25 according to module are accepted clock and moved with low speed.
In addition, from aggressive mode (at a high speed) ACH, by the setting of pattern register 22 and the execution of sleep commands, move and be sleep pattern (middling speed) SLM, carry out reciprocal migration by the generation that program interrupt or timer interrupt.
Sleep pattern (middling speed) SLM is that CPU12 stops action, stop the indication of register 25 according to module, mimic channel section 11, timing section 15, Department of Communication Force 16 accepts the pattern that the clock of the frequency 2.5MHz that selected by clock selector 24 or 1.25MHz moves.
In addition, from sub-aggressive mode SAC, by the setting of pattern register 22 and the execution of sleep commands, move and be sub-sleep pattern SSL, carry out reciprocal migration by the generation that program interrupt or timer interrupt.
Sub-sleep pattern SSL is that CPU12 stops action, stops the indication of register 25 according to module, and mimic channel section 11, timing section 15, Department of Communication Force 16 accepts the pattern that the clock of the frequency 38.4kHz that selected by clock selector 24 moves.
In addition, by the setting of pattern register 22 and the execution of sleep commands, migration is monitoring mode WTC, software standby mode SSB respectively, carries out reciprocal migration by the generation that program interrupt or timer interrupt from aggressive mode (at a high speed) ACH.
Monitoring mode WTC is that CPU12 stops action, stops the indication of register 25 according to module, and only timing section 15 accepts the pattern that the clock of the frequency 9.6kHz that selected by clock selector 24 moves.
Software standby mode SSB is that CPU12 stops, and stops instruction simulation circuit part 11, timing section 15, Department of Communication Force 16 whole patterns that stop of moving of register 25 according to module.
In addition, in monitoring mode WTC, software standby mode SSB, mimic channel section 11, RAM14 pattern register 22, module stop register 25 etc. in the situation that move and stop to keep separately internal state.
Therefore, can in timing section 15, carry out timing to the time of keeping monitoring mode WTC under the monitoring mode WTC, after reverting to sub-aggressive mode SAC from monitoring mode WTC, can be held time according to monitoring mode by CPU12 and infer the charging and discharging currents of lithium ion battery.
(pattern switching)
Fig. 9 represents the process flow diagram of another embodiment of the pattern hand-off process that CPU12 carries out.In addition, when this processes beginning, aggressive mode (at a high speed) ACH or aggressive mode (middling speed) ACM have been preseted.
In the figure, CPU12 in step S11 according to the frequency of kind, state or the request of the request of using equipment that Department of Communication Force 16 is provided from battery, judge that battery uses equipment whether to be connected with the electric battery that possesses self device (conductor integrated circuit device), battery uses equipment whether to be in operating state, and battery uses equipment whether to be in the function stop state.
For example, if battery uses equipment to be connected with electric battery, then the voltage of communication terminal 17 is the regulation grade, use the connection of equipment so can judge battery, if battery uses equipment as operating state then the frequency of asking is higher than setting, the frequency of asking if battery use equipment is in the function stop state is lower than setting, so can acts of determination state/function stop state.
In step S12, judge according to result of determination battery uses equipment whether to be in operating state, when battery use equipment is in operating state, in step S13, pattern is set as initiatively (at a high speed) ACH.
On the other hand, when in step S12, using equipment to be not operating state according to the result of determination battery, judge in step S14 battery uses equipment whether to be the function stop state, when battery use equipment is in the function stop state, at step S15 pattern is switched to sleep pattern (middling speed) SLM.After switching, this when through after the stipulated time, for example interrupts reverting to original aggressive mode (at a high speed) ACH according to timer.
And, in step S14, when battery uses equipment not to be the function stop state, i.e. when battery use equipment is not connected with electric battery, in step S16, pattern switched to monitoring mode WTC.The Ultra-Low Speed clock that is 9.6kHz by 15 pairs of frequencies of timing section after switching to this monitoring mode WTC is counted, when through the stipulated time, interrupt reverting to original aggressive mode (at a high speed) ACH or sub-aggressive mode SAC according to the timer that comes self clock section 15.
In addition, in step S16, can also switch to monitoring mode WTC aggressive mode SAC or sub-sleep pattern SSL in addition.
In this embodiment, when battery use equipment was not connected with electric battery, as shown in figure 10, can make sub-aggressive mode SAC was stipulated time T1, and making monitoring mode WTC is stipulated time N * T1 (N is real number), repeats such setting.
At this moment, about variable N, can in advance default value be set in during fabrication among the EEPROM in the ROM13, afterwards, when battery uses equipment to be connected with electric battery, use equipment that variable N is set change by battery.Thus, can be corresponding battery duration of using the state of equipment freely to change monitoring mode WTC.
So, in another embodiment, by under monitoring mode, for example using 9.6kHz or the Ultra-Low Speed clock below it, can reduce current sinking, even for example under the state that battery use equipment does not have with electric battery is connected, also can become termly sub-aggressive mode and come the computing residual capacity of battery, can further prolong the life-span of electric battery by cutting down current sinking.
In addition, in another embodiment, aggressive mode or sub-aggressive mode can be used as an example of three-mode, monitoring mode can be used as an example of four-mode.

Claims (5)

1. conductor integrated circuit device, it as power supply, and has battery to obtain residual capacity of battery and then send to the function of using equipment with described battery as the battery of power supply, it is characterized in that,
Have following unit:
The clock generation unit, it generates the first clock and frequency greater than the second clock of described the first clock;
Selected cell, it selects the first clock of described clock generation unit output and some output the in the second clock;
Arithmetic element, its clock according to described selected cell output moves, and described residual capacity of battery is carried out computing;
Communication unit, its clock according to described selected cell output moves, and will be sent to by the residual capacity of battery that described arithmetic element calculates described battery and use equipment; And
The second pattern that the clock that setup unit, this setup unit are set the first mode that makes described arithmetic element action and made described arithmetic element stop the described selected cell output of only use carries out the timing unit action of timing,
Described clock generation unit has the first oscillator that generates the first clock and the second oscillator that generates second clock,
Described the first oscillator with respect to the frequency of the first clock that generates under described first mode, makes the frequency of the first clock that generates under described the second pattern low.
2. conductor integrated circuit device according to claim 1 is characterized in that,
Described setup unit uses connection status and the operating state of equipment to carry out the switching of described first mode and described the second pattern according to described battery.
3. an electric battery is characterized in that,
Possess claim 1 or 2 described conductor integrated circuit devices and described battery.
4. conductor integrated circuit device according to claim 1 is characterized in that,
Described timing unit allows described setup unit move to described first mode using described the first clock to carry out timing through the stipulated time time under described the second pattern.
5. conductor integrated circuit device according to claim 4 is characterized in that,
Described timing unit has been made the described stipulated time can freely to change.
CN2008101830273A 2007-12-06 2008-12-03 Semiconductor integrated circuit device and battery pack Active CN101452058B (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2007-316283 2007-12-06
JP2007316283 2007-12-06
JP2007316283 2007-12-06
JP2008-272909 2008-10-23
JP2008272909 2008-10-23
JP2008272909A JP5515273B2 (en) 2007-12-06 2008-10-23 Semiconductor integrated circuit device and battery pack

Publications (2)

Publication Number Publication Date
CN101452058A CN101452058A (en) 2009-06-10
CN101452058B true CN101452058B (en) 2013-01-09

Family

ID=40734413

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101830273A Active CN101452058B (en) 2007-12-06 2008-12-03 Semiconductor integrated circuit device and battery pack

Country Status (4)

Country Link
JP (1) JP5515273B2 (en)
KR (1) KR101508677B1 (en)
CN (1) CN101452058B (en)
TW (1) TW200934044A (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011130528A (en) * 2009-12-15 2011-06-30 Panasonic Corp Charged electricity amount calculation circuit, battery pack, and battery-mounted system
US8664996B2 (en) * 2012-01-03 2014-03-04 Mediatek Inc. Clock generator and method of generating clock signal
KR102329981B1 (en) * 2017-01-02 2021-11-22 주식회사 엘지에너지솔루션 System and method for reducing the current consumption of temperature sensing device
JP7114514B2 (en) * 2019-03-14 2022-08-08 ルネサスエレクトロニクス株式会社 Semiconductor device and battery pack

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592095A (en) * 1995-08-28 1997-01-07 Motorola, Inc. Charge measurement circuit for a battery in which oscillators are used to indicate mode of operation
US7167993B1 (en) * 1994-06-20 2007-01-23 Thomas C Douglass Thermal and power management for computer systems

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4013003B2 (en) * 1998-03-27 2007-11-28 宇部興産株式会社 battery pack
JP4274706B2 (en) * 2001-03-30 2009-06-10 三洋電機株式会社 Pack battery
JP3610930B2 (en) * 2001-07-12 2005-01-19 株式会社デンソー Operating system, program, vehicle electronic control unit
KR100539474B1 (en) * 2004-06-15 2005-12-28 주식회사 파워로직스 Fuel Gauge IC and Method of Calibration for Smart Battery
KR101204152B1 (en) * 2005-09-09 2012-11-22 엘지전자 주식회사 a Circuit of Gausing a Battery and a Controlling Method thereof
JP4748073B2 (en) * 2006-02-13 2011-08-17 ミツミ電機株式会社 Battery pack

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7167993B1 (en) * 1994-06-20 2007-01-23 Thomas C Douglass Thermal and power management for computer systems
US5592095A (en) * 1995-08-28 1997-01-07 Motorola, Inc. Charge measurement circuit for a battery in which oscillators are used to indicate mode of operation

Also Published As

Publication number Publication date
JP2009159809A (en) 2009-07-16
KR101508677B1 (en) 2015-04-03
CN101452058A (en) 2009-06-10
KR20090060137A (en) 2009-06-11
JP5515273B2 (en) 2014-06-11
TW200934044A (en) 2009-08-01

Similar Documents

Publication Publication Date Title
CN100514082C (en) Battery remaining power calculating method, battery remaining power calculating device, and battery remaining power calculating program
CN201751855U (en) Testing device and testing control device of transmission chip
CN102109572B (en) Method for testing and method for testing and controlling transmission chip
CN101452058B (en) Semiconductor integrated circuit device and battery pack
CN102937830B (en) Electric quantity management method and device of mobile equipment and mobile equipment
KR100354243B1 (en) Method for generating data for monitoring and controlling states of charge and discharge of secondary battery
Chen et al. Modeling of lithium-ion battery for energy storage system simulation
CN1290862A (en) Battery level indicator for telephone unit
CN105021972A (en) Aging detection circuit and method thereof
CN105191053A (en) Battery charger integrated circuit chip
CN102545321A (en) Event system and timekeeping for battery management and protection system
Viswanathan et al. Optimization techniques of battery packs using re-configurability: A review
CN102402190A (en) Control device, electronic apparatus, timepiece device, and control method
Vitols Design of an embedded battery management system with passive balancing
Schmidt et al. Energy modelling in sensor networks
EP2068162A2 (en) Semiconductor integrated circuit device and battery pack
CN102866767A (en) Semiconductor device, radio communication terminal using same, and clock frequency control method
CN102590680A (en) Intelligent power supply capable of simulating characteristics of true battery
CN106655401A (en) Charging method and charging equipment
CN113422390B (en) Zero-carbon 5G mobile communication base station power supply method, system, equipment and storage medium
CN212484116U (en) NTC thermistor simulator
KR20010060556A (en) A circuit for creating bias level in a flash memory device
Dron et al. A fixed frequency sampling method for wireless sensors power consumption estimation
CN114201435A (en) Clock generator, detection system and signal output method
Guran et al. SPICE Implementation of Digital Counters for Battery Management Systems Used in Energy Storage Systems

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant