CN101446856A - Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor - Google Patents

Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor Download PDF

Info

Publication number
CN101446856A
CN101446856A CNA2008101822718A CN200810182271A CN101446856A CN 101446856 A CN101446856 A CN 101446856A CN A2008101822718 A CNA2008101822718 A CN A2008101822718A CN 200810182271 A CN200810182271 A CN 200810182271A CN 101446856 A CN101446856 A CN 101446856A
Authority
CN
China
Prior art keywords
nuclear
interface
power rating
frequency
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2008101822718A
Other languages
Chinese (zh)
Other versions
CN101446856B (en
Inventor
J·P·阿拉里
V·乔治
S·贾哈吉达
O·拉姆丹
O·J·内森
T·齐夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to CN201210298092.7A priority Critical patent/CN102880279B/en
Publication of CN101446856A publication Critical patent/CN101446856A/en
Application granted granted Critical
Publication of CN101446856B publication Critical patent/CN101446856B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/82—Architectures of general purpose stored program computers data or demand driven
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G06F1/206—Cooling means comprising thermal management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Human Computer Interaction (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)

Abstract

With the progress toward multi-core processors, each core is can not readily ascertain the status of the other dies with respect to an idle or active status. A proposal for utilizing an interface to transmit core status among multiple cores in a multi-die microprocessor is discussed. Consequently, this facilitates thermal management by allowing an optimal setting for setting performance and frequency based on utilizing each core status.

Description

The frequency in the optimization multi-die microprocessor and the method, apparatus and system of performance
Technical field
The present invention relates to optimize the frequency in the multi-die microprocessor and the method, apparatus and system of performance.
Background technology
Embodiments of the invention relate to the heat management of microprocessor, more particularly, relate to frequency and the performance of optimizing multi-die microprocessor via the serial link that passes through a plurality of tube cores (die) replication status.
In multi-core microprocessor, may wish to allow nuclear (core) to use available horsepower surplus (headroom) to make performance for the highest.Under this class situation, endorse and be operated in frequency and/or the voltage that is higher than manufacturer's defined.When meeting or exceeding target temperature, then can use overheated frequency reducing (thermal throttling) to reduce the frequency of operation and/or the voltage of nuclear.
But overheated frequency reducing may not can in some environment be carried out, for example under the very low situation of environment temperature.Under this environment, there is not the mechanism that can be used for reducing frequency of operation and/or voltage, and can allows processor in certain uncertain time quantum, to move with the frequency/voltage that is higher than manufacturer's defined.In this case, the necessary surdimensionnement of power delivery system is so that the required extra electric power of supply system.
Along with the development towards multi-die processor, each tube core can not be determined the state with respect to other tube core of free time or active state easily.Therefore, this has just hindered optimum frequency and the performance that multi-die processor is set.A kind of poor efficiency solution is to arrange that dedicated signal lines sends and receive the nuclear power rating.Yet the cost of this solution directly is directly proportional with the quantity of nuclear and the quantity of nuclear power rating.
Summary of the invention
The invention provides a kind of processor, comprising: the interface that sends and receive the power rating of each the corresponding nuclear on described first and second with first (site) and second; And the frequency in described first is selected logic, with described interface coupling, receive the power rating of each corresponding nuclear from described second seated connection, determine frequency of operation of respectively examining on described first and second according to power rating of each nuclear of described first and second at least in part.
The present invention also provides a kind of equipment, comprising: the interface that receives the power rating of a plurality of nuclears from many processors; And frequency selects logic, determines each frequency of operation of examining on described many processors according to the power rating of each nuclear at least in part.
The present invention also provides a kind of system, comprising: many processors, and each has a nuclear at least; Send and receive the interface of the power rating of each the corresponding nuclear on described many processors; And the frequency at least one of described many processors is selected logic, with described interface coupling, receive the power rating of each corresponding nuclear from other seated connection, determine frequency of operation of each nuclear on described many processors at least in part according to the power rating of each nuclear.
Description of drawings
By detailed description below in conjunction with accompanying drawing, can understand the present invention better, accompanying drawing comprises:
Fig. 1 is the coordinate diagram according to some embodiment.
Fig. 2 is the coordinate diagram according to some embodiment.
Fig. 3 is the diagram according to the equipment of some embodiment.
Fig. 4 is the diagram according to the equipment of some embodiment.
Fig. 5 is the diagram according to the equipment of some embodiment.
Fig. 6 is the diagram according to the system of some embodiment.
Fig. 7 is the method according to the process flow diagram of some embodiment.
Embodiment
For convenience of explanation, in below describing a large amount of details have been proposed, so that fully understand embodiments of the invention.But, know that in order to implement the present invention of following prescription, these details are dispensable with it will be apparent to those skilled in that.
Embodiments of the invention relate to using between a plurality of nuclears of special purpose interface in multi-die microprocessor and send nuclear state.Though following argumentation concentrates on the realization of double-core and four core processors, but person of skill in the art will appreciate that, the present invention who implements following prescription can support also to have varying number nuclear polycaryon processor and have for example microcontroller of a plurality of treatment elements or logic element, any integrated chip of special integrated chip (ASIC).
The present invention relates to and can be in conjunction with the embodiment of previous submit applications.The title of this application (the file number P23316 of agency) is " A Method, Apparatus, and System forIncreasing Single Core Performance in Multi-coreMicroprocessor ", and sequence number is XXXXXXX.
This paper employed " monokaryon aero mode (sing1e core turbo mode) " is a kind of operator scheme of multi-core microprocessor.When multi-core microprocessor was in the monokaryon aero mode, polycaryon processor can be operated in higher operating point, and therefore, at least one is endorsed with higher frequency of operation and/or voltage operation, as long as at least one nuclear keeps idle.Therefore, in the monokaryon aero mode, the frequency of operation that the power of one or more idle nuclears and hot surplus can be used to improve busy one or more nuclears.
Fig. 1 is the coordinate diagram according to some embodiment.The horizontal dotted line of this figure is represented the maximum die temperature that allowed, and the y axle is represented die temperature, and the x axle represents to have the quantity of the nuclear of active state.In this specific embodiment, processor core is operated in fixing maximum frequency fa.Active state indicates nuclear and is just handling certain operation, so it is busy.Usually, when the quantity of the active nucleus on the processor increased, the scope of the power that is consumed also increased.
The figure shows out hot surplus increases and reduces along with the quantity of active nucleus.On the contrary, the amount of hot surplus is along with the quantity of active nucleus reduces and improves.With one, two and three active nucleus is example, has the permissible hot surplus of not utilizing.
Fig. 2 is the coordinate diagram according to some embodiment.The horizontal dotted line of this figure is represented the maximum die temperature that allowed, and the y axle is represented die temperature, and the x axle represents to have the quantity of the nuclear of active state.In this specific embodiment, processor core is operated in different frequencies according to the quantity of active nucleus at least in part, makes fa＜fb＜fc＜fd.For example, frequency is along with the quantity of active nucleus increases and reduces.Obviously, this allows to improve performance, because this chart is different with Fig. 1 owing to lack hot surplus.
Active state indicates nuclear and is just handling certain operation, so it is busy.Usually, when the quantity of the active nucleus on the processor increased, the scope of the power that is consumed also increased.
The amount that the figure shows out hot surplus is along with the quantity of active nucleus increases and reduces.On the contrary, the amount of hot surplus is along with the quantity of active nucleus reduces and improves.
As previously described, along with the development towards multi-die processor, each tube core can not be determined the state with respect to other tube core of free time or active state easily.Therefore, this has just hindered optimum frequency and the performance that multi-die processor is set.A kind of poor efficiency solution is to arrange that dedicated signal lines sends and receive the nuclear power rating.Yet the cost of this solution directly is directly proportional with the quantity of nuclear and the quantity of nuclear power rating.
Embodiments of the invention relate to the use special purpose interface and send nuclear state between a plurality of nuclears of multi-die microprocessor.Following embodiment discusses the polycaryon processor of band special purpose interface, and this special purpose interface is used for sending nuclear state between a plurality of nuclears of multi-die microprocessor.
Fig. 3 is the diagram according to the equipment of some embodiment.In this embodiment, four core processors 102 of two double-core tube cores 104 and 108 have been described to have.Dedicated serial link interface 106 allows two double-core tube cores, or seat 104,108 its nuclear power ratings separately of transmission, so that two optimum frequencies between the double-core tube core are set.In addition, in one embodiment, the nuclear on each is identical, and has their clock generator PLL (phaselocked loop).In this embodiment, even when nuclear is positioned on the tube core separately, also allow polycaryon processor to optimize its maximum frequency.
Fig. 4 is the diagram according to the equipment of some embodiment.In this embodiment, described to have the dual core processor 402 of monokaryon tube core 404 and 408.Dedicated serial link interface 406 allows tube core to transmit its nuclear power rating separately, so that two optimum frequencies between the tube core are set.In addition, in one embodiment, the nuclear on each is identical, and has their clock generator PLL (phaselocked loop).In this embodiment, even when nuclear is positioned at the tube core that separates, also allow polycaryon processor to optimize its maximum frequency.
Fig. 5 is the diagram according to the equipment of some embodiment.In this embodiment, seat 501 and 503 communicates via interface 502.In one embodiment, interface 502 is serial line interfaces.In another embodiment, serial line interface is a two-wire interface, and line is used for sending and a line is used for receiving.In this embodiment, the packet that serial line interface will comprise this earth's core power rating and acceleration software pattern state converts series flow to, and sends to another seat from a seat.Then, the frequency/voltage logic of received block (504 or 505) is determined the frequency of operation of two seats at least in part according to local and remote nuclear power rating and acceleration software pattern state.In one embodiment, the frequency/voltage logic is utilized as in conjunction with algorithm shown in Figure 7.
In one embodiment, the voltage to frequency logic is arranged in each of many processors.In another embodiment, the voltage to frequency logic is arranged in chipset.In yet another embodiment, the voltage to frequency logic is arranged in the power controller chip.
Fig. 6 illustrates the system chart according to some embodiment.System (800) comprises that at least polycaryon processor is CPU (801), memory controller device (806), I/O control device (818) and one or more storage arrangement (810).Notice that in certain embodiments, memory controller device and/or I/O control device can be integrated in the CPU/ processor (801).
Polycaryon processor (801) comprises at least two nuclears, promptly examine 0 (802) and nuclear 1 (803).In certain embodiments, processor (801) can comprise additional nuclear.In the embodiment that comprises more than two nuclears, only allow a nuclear to be operated in aero mode, at least one nuclear perhaps, can allow a plurality of nuclears to be operated in aero mode for idle simultaneously, and simultaneously a plurality of nuclears keep idle.
Processor (801) also comprises aero mode logic (804) in conjunction with as described in the application of cross reference as above, is operated in than the higher frequency of frequency that guarantees with at least one nuclear that allows processor, and at least one nuclear of processor is for idle simultaneously.Therefore, when a nuclear is idle, can use available horsepower and hot surplus that the overall performance of system is improved or for the highest by another nuclear.
This system also can comprise the network port or interface (820), and can be coupled with wired or wireless network (830).Memory controller device (806) is by bus (807) and CPU (801) coupling.Memory controller device (806) provides access right to one or more storage arrangements (810) to CPU (801), and memory controller device (806) is by memory bus (808) and one or more storage arrangements (810) coupling.
Graphics Processing Unit (812) can be via bus (814) and the coupling of memory controller device.I/O control device (818) can pass through bus (816) and memory controller device (806) coupling.I/O control device (818) can be coupled with the network port that can be connected to network (830) (820).I/O control device (818) also can be coupled with mass-memory unit (822) and/or nonvolatile memory (824).Battery or other power supply (806) can be powered to system.
These assemblies form system (800) jointly, and it can be supported by CPU (801) operation machine readable instructions and the data storage that will comprise instruction in storage arrangement (810).
Fig. 7 is the method according to the process flow diagram of some embodiment.In this embodiment, this method explanation is selected about the frequency of two seat processors, and wherein each has two nuclears.But the theme of prescription is not limited to this embodiment.As shown in Figure 4, each can only have a nuclear.In addition, each can use any amount of nuclear according to application or other factors.
In this embodiment, by this earth's core power rating and the quantity of determining active nucleus via the long-range nuclear power rating that interface received.At the first judgement frame 702, if the quantity of active nucleus is one, then all being examined selected frequency is fa (frame 703).Otherwise, analyze the second judgement frame 704.If the quantity of active nucleus is two, then all being examined selected frequency is fc (frame 705).Otherwise, analyze judgement frame 706.If the quantity of active nucleus is three, then all being examined selected frequency is fb (frame 707).Otherwise if the quantity of active nucleus is four, then all being examined selected frequency is fa (frame 708).In this embodiment, frequency f d is higher than fc, and frequency f c is higher than fb, and frequency f b is higher than fa.
Like this, disclose and be used for optimizing the frequency of multi-die microprocessor and method, equipment and the system of performance.In the above description, many details are proposed.But be appreciated that even without these details and also can implement these embodiment.In other cases, be not shown specifically well-known circuit, structure and technology, in order to avoid influence is to the understanding of this description.With reference to concrete example embodiment these embodiment have been described.But, benefit from technician of the present disclosure and know clearly, under the situation of broad sense essence that does not deviate from embodiment described herein and scope, can carry out various modifications and changes to these embodiment.Therefore, instructions and accompanying drawing will be regarded illustrative rather than restrictive as.

Claims (20)

1. processor with first and second comprises:
Send and receive the interface of the power rating of each the corresponding nuclear on described first and second; And
Frequency in described first is selected logic, with described interface coupling, receive the power rating of each corresponding nuclear from described second seated connection, determine frequency of operation of respectively examining on described first and second according to power rating of each nuclear of described first and second at least in part.
2. processor as claimed in claim 1, wherein, described interface sends the aero mode state.
3. processor as claimed in claim 1, wherein, each has uniprocessor nuclear.
4. processor as claimed in claim 1, wherein, each has two processor cores.
5. processor as claimed in claim 1 also comprises: the storer on each of the power rating of each nuclear of storage.
6. processor as claimed in claim 1, wherein, described interface is a serial line interface.
7. processor as claimed in claim 1, wherein, described serial line interface is a two-wire interface.
8. processor as claimed in claim 1, wherein, first line and being used to that described two-wire interface has a series flow of the data that are used to send described nuclear power rating receives the line of series flow of the data of described nuclear power rating.
9. processor as claimed in claim 1, wherein, the two-wire interface utilization is converted into the packet of series flow.
10. equipment comprises:
Receive the interface of the power rating of a plurality of nuclears from many processors; And
Frequency is selected logic, determines the frequency of operation of each nuclear on described many processors at least in part according to the power rating of each nuclear.
11. equipment as claimed in claim 10, wherein, described interface is a serial line interface.
12. equipment as claimed in claim 11, wherein, described serial line interface is a two-wire interface.
13. equipment as claimed in claim 12, wherein, first line and being used to that described two-wire interface has a series flow of the data that are used to send described nuclear power rating receives the line of series flow of the data of described nuclear power rating.
14. equipment as claimed in claim 13, wherein, the two-wire interface utilization is converted into the packet of series flow.
15. a system comprises:
Many processors, each has a nuclear at least;
Send and receive the interface of the power rating of each the corresponding nuclear on described many processors; And
Frequency at least one of described many processors is selected logic, with described interface coupling, receives the power rating of each corresponding nuclear from other seated connection, determines each frequency of operation of examining on described many processors according to the power rating of each nuclear at least in part.
16. system as claimed in claim 15 also comprises: the storer on each of the power rating of each nuclear of storage.
17. system as claimed in claim 16, wherein, described interface is a serial line interface.
18. system as claimed in claim 17, wherein, described serial line interface is a two-wire interface.
19. system as claimed in claim 18, wherein, first line and being used to that described two-wire interface has a series flow of the data that are used to send described nuclear power rating receives the line of series flow of the data of described nuclear power rating.
20. system as claimed in claim 15, wherein, described frequency is selected all the quantity of active nucleus of logic analysis from many processors, and all nuclears of described many processors are selected frequency of operation.
CN2008101822718A 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor Expired - Fee Related CN101446856B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210298092.7A CN102880279B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/940958 2007-11-15
US11/940,958 US8032772B2 (en) 2007-11-15 2007-11-15 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor

Related Child Applications (2)

Application Number Title Priority Date Filing Date
CN201210298092.7A Division CN102880279B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
CN201110189877.6A Division CN102243527B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor

Publications (2)

Publication Number Publication Date
CN101446856A true CN101446856A (en) 2009-06-03
CN101446856B CN101446856B (en) 2012-10-10

Family

ID=40643221

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201110189877.6A Expired - Fee Related CN102243527B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
CN201210298092.7A Expired - Fee Related CN102880279B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
CN2008101822718A Expired - Fee Related CN101446856B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CN201110189877.6A Expired - Fee Related CN102243527B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
CN201210298092.7A Expired - Fee Related CN102880279B (en) 2007-11-15 2008-11-17 Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor

Country Status (3)

Country Link
US (7) US8032772B2 (en)
JP (1) JP4702722B2 (en)
CN (3) CN102243527B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103838353A (en) * 2014-01-02 2014-06-04 深圳市金立通信设备有限公司 Method and terminal for controlling processor operation
CN104239152A (en) * 2009-12-03 2014-12-24 英特尔公司 Methods and apparatuses to improve turbo acceleration performance for events handling
CN105955827A (en) * 2016-05-31 2016-09-21 广东欧珀移动通信有限公司 Method and device for allocating computational resource of processor

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8032772B2 (en) 2007-11-15 2011-10-04 Intel Corporation Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
US8341433B2 (en) * 2008-01-04 2012-12-25 Dell Products L.P. Method and system for managing the power consumption of an information handling system
US8359487B2 (en) * 2008-03-19 2013-01-22 Sony Corporation System and method for effectively performing a clock adjustment procedure
US8122270B2 (en) * 2008-09-29 2012-02-21 Intel Corporation Voltage stabilization for clock signal frequency locking
US8402290B2 (en) * 2008-10-31 2013-03-19 Intel Corporation Power management for multiple processor cores
EP2409529B1 (en) * 2009-03-17 2013-09-18 Unwired Planet, LLC Power backoff for multi-carrier uplink transmissions
US8064197B2 (en) * 2009-05-22 2011-11-22 Advanced Micro Devices, Inc. Heat management using power management information
US8549339B2 (en) * 2010-02-26 2013-10-01 Empire Technology Development Llc Processor core communication in multi-core processor
US8495395B2 (en) * 2010-09-14 2013-07-23 Advanced Micro Devices Mechanism for controlling power consumption in a processing node
US8943334B2 (en) * 2010-09-23 2015-01-27 Intel Corporation Providing per core voltage and frequency control
US8793512B2 (en) * 2010-10-29 2014-07-29 Advanced Micro Devices, Inc. Method and apparatus for thermal control of processing nodes
US20120144218A1 (en) * 2010-12-03 2012-06-07 International Business Machines Corporation Transferring Power and Speed from a Lock Requester to a Lock Holder on a System with Multiple Processors
US8793515B2 (en) * 2011-06-27 2014-07-29 Intel Corporation Increasing power efficiency of turbo mode operation in a processor
US8769316B2 (en) 2011-09-06 2014-07-01 Intel Corporation Dynamically allocating a power budget over multiple domains of a processor
US8930737B2 (en) 2011-12-13 2015-01-06 Omx Technology Ab Method and devices for controlling operations of a central processing unit
US9052901B2 (en) * 2011-12-14 2015-06-09 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including configurable maximum processor current
WO2013100783A1 (en) 2011-12-29 2013-07-04 Intel Corporation Method and system for control signalling in a data path module
CN102609327B (en) * 2012-01-17 2015-07-22 北京华为数字技术有限公司 Method and device for improving reliability of multi-core processor
KR101899811B1 (en) * 2012-04-04 2018-09-20 엘지전자 주식회사 Mobile terminal and controlling method thereof, and recording medium thereof
WO2013137860A1 (en) * 2012-03-13 2013-09-19 Intel Corporation Dynamically computing an electrical design point (edp) for a multicore processor
US9223383B2 (en) * 2012-12-21 2015-12-29 Advanced Micro Devices, Inc. Guardband reduction for multi-core data processor
US9360918B2 (en) 2012-12-21 2016-06-07 Advanced Micro Devices, Inc. Power control for multi-core data processor
US9377841B2 (en) * 2013-05-08 2016-06-28 Intel Corporation Adaptively limiting a maximum operating frequency in a multicore processor
US10331583B2 (en) 2013-09-26 2019-06-25 Intel Corporation Executing distributed memory operations using processing elements connected by distributed channels
KR20150050135A (en) 2013-10-31 2015-05-08 삼성전자주식회사 Electronic system including a plurality of heterogeneous cores and operating method therof
KR102087404B1 (en) * 2013-11-12 2020-03-11 삼성전자주식회사 Apparatus and method for processing security packet in eletronic device
US20150186160A1 (en) * 2014-01-02 2015-07-02 Advanced Micro Devices, Inc. Configuring processor policies based on predicted durations of active performance states
US9436786B1 (en) * 2014-02-12 2016-09-06 Xilinx, Inc. Method and circuits for superclocking
US9671767B2 (en) 2014-05-14 2017-06-06 Advanced Micro Devices, Inc. Hybrid system and method for determining performance levels based on thermal conditions within a processor
US9652019B2 (en) 2014-06-02 2017-05-16 Advanced Micro Devices, Inc. System and method for adjusting processor performance based on platform and ambient thermal conditions
EP3038152A1 (en) * 2014-12-26 2016-06-29 Kabushiki Kaisha Toshiba Wiring board and semiconductor package including wiring board
US9952651B2 (en) 2015-07-31 2018-04-24 International Business Machines Corporation Deterministic current based frequency optimization of processor chip
US9568982B1 (en) 2015-07-31 2017-02-14 International Business Machines Corporation Management of core power state transition in a microprocessor
US9660799B1 (en) 2015-11-24 2017-05-23 Intel Corporation Changing the clock frequency of a computing device
US10296067B2 (en) * 2016-04-08 2019-05-21 Qualcomm Incorporated Enhanced dynamic clock and voltage scaling (DCVS) scheme
US10359833B2 (en) * 2016-06-20 2019-07-23 Qualcomm Incorporated Active-core-based performance boost
US10795853B2 (en) 2016-10-10 2020-10-06 Intel Corporation Multiple dies hardware processors and methods
EP3367210A1 (en) 2017-02-24 2018-08-29 Thomson Licensing Method for operating a device and corresponding device, system, computer readable program product and computer readable storage medium
US10515046B2 (en) 2017-07-01 2019-12-24 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
CN107346165B (en) * 2017-07-07 2021-04-13 联想(北京)有限公司 Power management method and apparatus for electronic device
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US10528111B2 (en) 2017-12-11 2020-01-07 Micron Technology, Inc. Apparatuses and methods for indicating an operation type associated with a power management event
US11137807B2 (en) * 2018-03-28 2021-10-05 Intel Corporation System, apparatus and method for controllable processor configuration based on a temperature specification
US11307873B2 (en) 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
CN109086130B (en) * 2018-06-06 2022-06-10 北京嘉楠捷思信息技术有限公司 Chip frequency modulation method and device of computing equipment, computing force board, computing equipment and storage medium
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
US10678724B1 (en) 2018-12-29 2020-06-09 Intel Corporation Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator
US10915471B2 (en) 2019-03-30 2021-02-09 Intel Corporation Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator
US10817291B2 (en) 2019-03-30 2020-10-27 Intel Corporation Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator
US11037050B2 (en) 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator
US11436060B2 (en) * 2019-08-27 2022-09-06 Advanced Micro Devices, Inc. Proactive management of inter-GPU network links
US11003827B1 (en) * 2020-02-20 2021-05-11 Xilinx, Inc. Multiprocessing flow and massively multi-threaded flow for multi-die devices

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH096733A (en) * 1995-06-14 1997-01-10 Toshiba Corp Parallel signal processor
JPH0926900A (en) 1995-07-12 1997-01-28 Toshiba Corp Operating information/fault information sampling system
JPH10198455A (en) * 1997-01-14 1998-07-31 Mitsubishi Electric Corp System and method for power consumption control
GB9818377D0 (en) * 1998-08-21 1998-10-21 Sgs Thomson Microelectronics An integrated circuit with multiple processing cores
US6330660B1 (en) * 1999-10-25 2001-12-11 Vxtel, Inc. Method and apparatus for saturated multiplication and accumulation in an application specific signal processor
US6631474B1 (en) * 1999-12-31 2003-10-07 Intel Corporation System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching
JP2001202155A (en) 2000-01-18 2001-07-27 Hitachi Ltd Low power consumption processor
US7017060B2 (en) 2001-03-19 2006-03-21 Intel Corporation Power management system that changes processor level if processor utilization crosses threshold over a period that is different for switching up or down
US7058824B2 (en) 2001-06-15 2006-06-06 Microsoft Corporation Method and system for using idle threads to adaptively throttle a computer
US7051218B1 (en) * 2001-07-18 2006-05-23 Advanced Micro Devices, Inc. Message based power management
JP4050027B2 (en) * 2001-09-28 2008-02-20 株式会社日立製作所 Information processing apparatus and information processing apparatus control method
US6804632B2 (en) 2001-12-06 2004-10-12 Intel Corporation Distribution of processing activity across processing hardware based on power consumption considerations
JP2003198356A (en) * 2001-12-25 2003-07-11 Hitachi Ltd Semiconductor chip and integrated circuit
US6556160B1 (en) 2002-04-17 2003-04-29 Delphi Technologies, Inc. Circuit for converting an analog signal to a PWM signal
US7100056B2 (en) * 2002-08-12 2006-08-29 Hewlett-Packard Development Company, L.P. System and method for managing processor voltage in a multi-processor computer system for optimized performance
US7634668B2 (en) * 2002-08-22 2009-12-15 Nvidia Corporation Method and apparatus for adaptive power consumption
US6908227B2 (en) * 2002-08-23 2005-06-21 Intel Corporation Apparatus for thermal management of multiple core microprocessors
US7076672B2 (en) 2002-10-14 2006-07-11 Intel Corporation Method and apparatus for performance effective power throttling
US7093147B2 (en) * 2003-04-25 2006-08-15 Hewlett-Packard Development Company, L.P. Dynamically selecting processor cores for overall power efficiency
US20050050310A1 (en) * 2003-07-15 2005-03-03 Bailey Daniel W. Method, system, and apparatus for improving multi-core processor performance
US7249268B2 (en) * 2004-06-29 2007-07-24 Intel Corporation Method for performing performance optimization operations for a processor having a plurality of processor cores in response to a stall condition
US7451333B2 (en) * 2004-09-03 2008-11-11 Intel Corporation Coordinating idle state transitions in multi-core processors
US7966511B2 (en) * 2004-07-27 2011-06-21 Intel Corporation Power management coordination in multi-core processors
US7437581B2 (en) * 2004-09-28 2008-10-14 Intel Corporation Method and apparatus for varying energy per instruction according to the amount of available parallelism
JP4355648B2 (en) * 2004-12-09 2009-11-04 Ｎｅｃインフロンティア株式会社 Multiple CPU clock control system, control method thereof, and program thereof
US7502948B2 (en) * 2004-12-30 2009-03-10 Intel Corporation Method, system, and apparatus for selecting a maximum operation point based on number of active cores and performance level of each of the active cores
US7512201B2 (en) * 2005-06-14 2009-03-31 International Business Machines Corporation Multi-channel synchronization architecture
US7490254B2 (en) * 2005-08-02 2009-02-10 Advanced Micro Devices, Inc. Increasing workload performance of one or more cores on multiple core processors
JP4764696B2 (en) 2005-10-07 2011-09-07 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device
WO2007108047A1 (en) * 2006-03-16 2007-09-27 Fujitsu Limited Semiconductor device enabling power supply noise to be suppressed
US7650518B2 (en) * 2006-06-28 2010-01-19 Intel Corporation Method, apparatus, and system for increasing single core performance in a multi-core microprocessor
US7818596B2 (en) * 2006-12-14 2010-10-19 Intel Corporation Method and apparatus of power management of processor
US8032772B2 (en) 2007-11-15 2011-10-04 Intel Corporation Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
US8250246B2 (en) * 2008-07-09 2012-08-21 Finisar Corporation Loading and executing firmware module without resetting operation

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104239152A (en) * 2009-12-03 2014-12-24 英特尔公司 Methods and apparatuses to improve turbo acceleration performance for events handling
CN103838353A (en) * 2014-01-02 2014-06-04 深圳市金立通信设备有限公司 Method and terminal for controlling processor operation
CN105955827A (en) * 2016-05-31 2016-09-21 广东欧珀移动通信有限公司 Method and device for allocating computational resource of processor
CN105955827B (en) * 2016-05-31 2017-11-24 广东欧珀移动通信有限公司 The distribution method and device of processor computing resource
US10664318B2 (en) 2016-05-31 2020-05-26 Guangdong Oppo Mobile Telecommunications Corp., Ltd. Method and apparatus for allocating computing resources of processor
US10740154B2 (en) 2016-05-31 2020-08-11 Guangdong Oppo Mobile Telecommunications Corp., Ltd. Method and apparatus for allocating computing resources of processor based on processor load, and terminal

Also Published As

Publication number Publication date
CN102880279B (en) 2015-07-22
US8560871B2 (en) 2013-10-15
US9280172B2 (en) 2016-03-08
JP2009123215A (en) 2009-06-04
JP4702722B2 (en) 2011-06-15
US20110238973A1 (en) 2011-09-29
US8769323B2 (en) 2014-07-01
US20140032950A1 (en) 2014-01-30
US20090132844A1 (en) 2009-05-21
US20140108849A1 (en) 2014-04-17
CN102880279A (en) 2013-01-16
CN101446856B (en) 2012-10-10
US20160140081A1 (en) 2016-05-19
CN102243527B (en) 2014-07-16
US8806248B2 (en) 2014-08-12
US20130103928A1 (en) 2013-04-25
US8032772B2 (en) 2011-10-04
US9984038B2 (en) 2018-05-29
CN102243527A (en) 2011-11-16
US20130185577A1 (en) 2013-07-18
US8356197B2 (en) 2013-01-15

Similar Documents

Publication Publication Date Title
CN101446856B (en) Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessor
CN103092701B (en) Communication method, communication device and electronic device
US7478188B2 (en) System and method for connecting a WUSB device to multiple WUSB hosts
CN103078393B (en) USB hub and electric power supply method for the same
JP2007219759A (en) Multiprocessing system
CN112684719A (en) Virtual power plant simulation test system, method and storage medium
CN112261603B (en) Edge thing allies oneself with proxy device based on electric power thing networking
CN109447617A (en) A kind of good selling method and its system based on NB-Iot
CN102957542B (en) Network device and method for setting operation of communication port thereof
CN110007865A (en) Hardware data acquisition methods, device, equipment, system and readable storage medium storing program for executing
CN106023575B (en) Communication method and system of II-type collector
CN101187809B (en) Data management system for garment trade
CN111131473B (en) Network parameter transmission method and device
CN113609039A (en) Edge controller mainboard, edge controller and data processing method
CN210984289U (en) DRAM test system
CN102841808B (en) The enhancing efficiency method and its computer system of computer system
CN106067207A (en) Method for realizing WIFI multifunctional form filling machine
JP2019140811A (en) Remote monitoring device, remote monitoring method, and program
CN116700459A (en) Power supply control method, device, equipment and storage medium
JP2024008135A (en) Integrated platform, monitoring system, monitoring information sharing method and program
CN115994035A (en) Embedded computing force distribution method, system, computer device and storage medium
CN103603732A (en) Diesel generator controller with intelligent system
CN103324588B (en) Serial interfaces transfer approach and device thereof
CN101419567A (en) Method for outputting data card debugging information
CN102073601A (en) Access control method for serial transmission interface to connect multi equipment modules

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20121010

Termination date: 20161117