CN102841808B - Performance computer system upgrade method and computer system - Google Patents

Performance computer system upgrade method and computer system Download PDF

Info

Publication number
CN102841808B
CN102841808B CN201110167464.8A CN201110167464A CN102841808B CN 102841808 B CN102841808 B CN 102841808B CN 201110167464 A CN201110167464 A CN 201110167464A CN 102841808 B CN102841808 B CN 102841808B
Authority
CN
China
Prior art keywords
core
set
multi
processing unit
number
Prior art date
Application number
CN201110167464.8A
Other languages
Chinese (zh)
Other versions
CN102841808A (en
Inventor
黄顺治
张志隆
Original Assignee
技嘉科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 技嘉科技股份有限公司 filed Critical 技嘉科技股份有限公司
Priority to CN201110167464.8A priority Critical patent/CN102841808B/en
Publication of CN102841808A publication Critical patent/CN102841808A/en
Application granted granted Critical
Publication of CN102841808B publication Critical patent/CN102841808B/en

Links

Abstract

一种电脑系统的效能提升方法及其电脑系统,适用于多核心处理单元,其步骤包含以一侦测单元侦测多核心处理单元晶片的复数个核心(Cores)工作状态,并传送核心的工作状态至管理单元,并由管理单元设定欲关闭的核心数目。 One kind of computer system performance improvement method and computer system for multi-core processing unit, which contains a step of detecting unit detects a plurality of multi-core central processing unit of the wafer (Cores) operation state, and transmits the core work to the state management unit, by the management unit to set the number of cores to be closed. 接着,管理单元传送一设定指令至多核心处理单元,并关闭闲置状态的一第一组核心。 Next, the management unit sends a set up instruction processing unit core, a first core set and close the idle state.

Description

电脑系统的效能提升方法及其电脑系统【技术领域】 Computer systems performance improvement methods and computer systems FIELD

[0001] 本发明关于一种管理多核心处理单元的方法及系统,特别是一种用于电脑系统的效能提升方法及其电脑系统。 [0001] The present invention relates to a method and system for managing multi-core processing unit, in particular for a performance method and a computer system to enhance computer system. 【背景技术】 【Background technique】

[0002] 桌上型电脑及其他资料处理系统通常都包含中央处理单元(CPU),用以进行算术运算、逻辑运算、控制功能和其他资料处理,而针对目前许多电脑应用为处理器密集,例如三维(3D)场景绘图、三维(3D)影像处理中,因为每一影像物体的描绘皆包含数百或数千个图元的组合来代表,为达到影像即时性及完整性,须在指定时间限制内将图元定义、定位、 贴图、着色、绘图,其计算量会超乎中央处理单元(CPU)的处理能力。 [0002] Desktop computers and other data processing systems typically include a central processing unit (CPU), for performing arithmetic operations, logic operations, data processing, and other control functions, but for many current computer processor-intensive applications, e.g. a three-dimensional (3D) graphics scene, three-dimensional (3D) image processing, since each image is depicted comprising a combination of an object are hundreds or thousands of elements to represent, in order to achieve real time video and integrity shall be specified time within the limits defined primitives, positioning, textures, coloring, drawing, beyond the amount of calculation will be a central processing unit (CPU) processing capability.

[0003] 为减少中央处理单元(CPU)的负载,并提升处理速度,特殊功能处理单元被用于辅助中央处理单元(CPU)处理较为复杂并即时性的资料,特殊功能处理单元的特点在于具有复数个核心(Cores),能同时导入资讯进行运算处理,例如图形处理单元(GPU)同时导入图元资讯进入复数个核心进行运算,能够符合即时性及完整性的需求,因此此类多核心处理单元开始应用在个人电脑系统中,而原本采用单一核心处理的中央处理单元(CPU)近年来亦开始发展多核心的架构,藉以提升处理速度及运算效率。 [0003] To reduce the load of a central processing unit (CPU), and to enhance the processing speed, special functions to assist the processing unit is a central processing unit (CPU), and is complicated to handle real-time data, characteristics of the special function is characterized by a processing unit a plurality of cores (cores), simultaneously introducing arithmetic processing information, such as a graphics processing unit (GPU) introduced simultaneously into the plurality of information elements calculates core, and can meet the needs of real-time integrity, and therefore these multi-core processing unit began to use in PC systems, while the original use of a central processing unit (CPU) single core processing in recent years also began to develop multi-core architecture, in order to enhance operational efficiency and processing speed.

[0004] 多核心处理单元的效能取决于工作频率,而整体多核心处理单元的工作频率则为侦测全部核心的安全工作频率取最低值作为整体的工作频率值,因此就大体而言,多核心处理单元其上的核心可执行的工作频率皆高于整理的工作频率,但因为晶片管理系统的限制,多核心处理单元无法提升为较高的工作频率。 Performance [0004] multi-core processing unit depends on the operating frequency, the operating frequency of the overall multi-core processing units, compared to detect all the core operating frequency of security as a whole takes a minimum value of operating frequency value, and therefore general, and more the core executable on the operating frequency of the core processing unit that were higher than the frequency of finishing work, but because of the restrictions of the wafer management system, multi-core processing unit can not be promoted to the higher operating frequencies.

[0005] 此外,在多数应用程式执行中,资讯处理的需求量并没有如此庞大,因此部分多核心处理单元上的核心是处于闲置状态,并没有进行运算,殊为可惜。 [0005] Further, in most applications in execution, the demand for information processing and not so large, and therefore on the core portion of the multi-core processing unit is in an idle state, and no operation, but is special. 【发明内容】 [SUMMARY]

[0006] 鉴于以上的问题,本发明在于提供一电脑系统的效能提升方法及其电脑系统,藉以解决习用多核心处理单元无法提升为较高的工作频率及部分多核心处理单元上的核心经常处于闲置状态的问题。 [0006] In view of the above problems, the present invention is to provide a computer system to enhance the effectiveness of the method and the computer system, so as to solve the conventional multi-core central processing unit can not be promoted to a higher operating frequency and a portion of the multi-core processing units often in idle question.

[0007] 本发明揭露电脑系统的效能提升方法透过一侦测单元侦测多核心处理单元晶片上复数个核心(Cores)的运作状态,并转换为一状态讯号传送至管理单元,接着以管理单元设定欲关闭的该等核心数量,并转换为一设定讯号。 [0007] The present invention discloses a method to enhance the performance of the computer system through the operating state detecting unit detects a plurality of multi-core processing units wafer cores (Cores) and converted to a state signal transmitted to the management unit, and then to manage For such a set number of core unit is closed, and converted to a set signal. 管理单元传送设定讯号至多核心处理单元晶片,关闭呈闲置状态的一第一组核心。 Setting up signal transmission management unit core processing unit of the wafer, a first set of the core was closed idle state.

[0008] 本发明揭露的电脑系统包括一多核心处理单元、一侦测单元及一管理单元,其中侦测单元与多核心处理单元电性连接,管理单元电性连接多核心处理单元及侦测单元。 [0008] The present invention discloses a computer system comprising a multi-core processing unit, a detecting unit and a management unit, wherein the detecting unit is a multi-core processing unit electrically connected to the management unit is electrically connected to multi-core processing unit, and detection unit. 侦测单元侦测多核心处理单元的复数个核心的工作状态,并且转换为一状态讯号传送至管理单元。 Detecting unit detects a plurality of multi-core processing unit core operating state, and is converted to a state signal transmitted to the management unit. 管理单元根据状态讯号设定欲关闭的核心数量,并转换为一设定讯号传送至多核心处理单元,以关闭工作状态为闲置状态的一第一组核心。 Core state management unit according to the number of signals is set to be closed, and the transfer signal is converted into a set up core processing unit, to close the first operation state is a core set idle.

[0009] 本发明的功效在于,透过侦测方式将多核心处理单兀的呈闲置状态的核心予以关闭,以提高多核心处理单元晶片的工作频率,进而提升电脑系统的整体运作效能,达到性能最佳化的目的。 [0009] The efficacy of the present invention, the multi-core mode through the detecting core processing unit was idle Wu be closed, in order to improve the operating frequency of a multi-core processing unit of the wafer, thereby enhancing the overall operational efficiency of the computer system, to achieve purpose of optimizing performance.

[0010] 有关本发明的特征、实作与功效,兹配合图式作最佳实施例详细说明如下。 [0010] For feature of the present invention, implementation and effectiveness, as hereby the drawings with the preferred embodiment described in detail below. 【附图说明】 BRIEF DESCRIPTION

[0011] 图1为本发明的电脑系统的示意图。 [0011] FIG. 1 is a diagram of the computer system of the present invention.

[0012] 图2为依据本发明的方法实施步骤流程图。 [0012] FIG. 2 is a method according to the steps of the flowchart embodiment of the present invention.

[0013] 图3为本发明的侦测单元进行侦测的步骤流程图。 Step detecting unit [0013] Figure 3 is a flowchart of detecting invention.

[0014] 图4为本发明的管理单元设定关闭核心指令的流程图。 Management unit [0014] FIG 4 is a flowchart of the invention is set off core instructions.

[0015] 图5为依据本发明多核心处理单元依据设定指令关闭闲置的核心的示意图。 [0015] FIG. 5 is based on a multi-core processing unit of the present invention is a schematic diagram of idle closed core according to the setting instruction. 【具体实施方式】 【Detailed ways】

[0016] 图1为依据本发明的电脑系统的示意图,本系统1具有至少一多核心处理单元10, 一侦测单元20以及一管理单元30,侦测单元20电性连接多核心处理单元10。 [0016] FIG. 1 is a diagram of a computer system according to the present invention, the present system has at least one multi-core processing unit 10, a detecting unit 20 and a management unit 30, detecting unit 20 is electrically connected to multi-core processing unit 10 . 此外,管理单元30分别与多核心处理单元10及侦测单元20电性连接,管理单元3〇包含一显示模组301及一设定模组302。 Further, the management unit 30 are electrically connected with the 20 multi-core processing unit 10 and the detecting unit, the management unit 3〇 comprises a display module 301, and a setting module 302.

[0017]图2为依据本发明的方法实施步骤流程图,首先,本系统1透过侦测单元20侦测多核心处理单元10上复数个核心的工作状态,其侦测流程请同时配合图3所载的步骤流程。 [0017] FIG. 2 is a method according to the present invention is a flow chart illustrating steps of, first, the system 1 through the detecting unit 20 detects a plurality of multi-core processing unit core operating state 10, which detects the flow request conjunction with FIG. 3-step process contained. [0018] 侦测单元20首先判断在多核心处理单元1〇上复数个核心是否有一第一组核心101 为闲置状态并且有一第二组核心为运作状态,如为否,则等候一循环时间,例如5秒,再进行侦测,然熟悉此项技术者,可依据实际设计需求而对应调整循环时间值;如为是,则侦测单元20计算目前多核心处理单元10的整体工作频率,并侦测多核心处理单元10晶片上第一组核心101,以及第二组核心的数目及编号。 [0018] The detection unit 20 first determines a plurality of multi-core processing units on whether 1〇 core a first core set 101 is idle and there is a second set of core operational state, such as NO, then a wait cycle time, for example 5 seconds, then detect, however those skilled in the art, can be based on actual design and demand value corresponding to the adjustment cycle time; if yes, unit 20 calculates the current multi-core processing unit 10 is the entire operating frequency of detection, and 10 on the wafer to detect a first set of multi-core processing unit core 101, and a second group number and the number of cores. 侦测单元20将侦测结果转换成一状态讯号,并传送至管理单元30。 The detection unit 20 is converted into a state detection result signal, and transmits to the management unit 30.

[0019] 管理单元30中的显示模组301接收侦测单元20所传送的状态讯号,并且对应显示多核心处理单元10核心的第一组核心101、第二组核心状态及编号。 [0019] The display module 301 in the management unit 30 receives the state detection unit 20 transmits the signal, and a corresponding display 10 of the multi-core central processing unit a first set of core 101, the core state, and a second set of numbers. 设定模组302包括两种设定模式,第一设定模式及第二设定模式,设定模组302可以单独运作任一一种设定模式, 或提供使用者择一设定模式进行设定,并不以此为限。 Setting setting module 302 includes two modes, a first setting mode and second setting mode, the setting module 302 can be any of a method of setting a separate mode of operation, or to provide the user select a mode setting the setting is not limited thereto.

[0020] 请同时参考图4的设定关闭核心指令的步骤流程,使用者于管理单元30中的显示模组301获得侦测的资讯,并透过设定模组302设定关闭核心的指令,设定模组302提供两种设定模式选择:第一设定模式及第二设定模式。 [0020] Please refer to FIG. 4 while setting instruction step of closing the core flow, the user management unit 30 to the display module 301 obtains detection information, and the core 302 is set off by setting an instruction module , setting module 302 provides two setting mode selection: a first setting mode and second setting mode.

[0021]第一设定模式为:使用者可选择欲关闭的核心数目及编号,并产生一关闭核心的指令;第二设定模式为:使用者设定一预设工作频率,由设定模组302计算欲达到此工作频率所须关闭的核心数目,由管理单元30产生关闭核心的指令。 [0021] The first mode is set: a user-selectable number of cores to be closed and number, and generates a command to close the core; a second setting mode as follows: the user sets a predetermined operating frequency, by the setting module 302 calculates that to achieve this number of core operating frequency must be off, generates a command to close the core 30 by the management unit. 管理单元30产生关闭一核心的指令,转换成一设定讯号,并传送至多核心处理单元10,多核心处理单元10根据设定讯号关闭对应的工作状态为闲置的第一组核心101。 Close management unit 30 generates a core instruction set is converted into a signal, and transmits the up core processing unit 10, multi-core processing unit 10 based on the setting signal corresponding to the closed operating state of the first core set 101 is idle.

[0022]图5为依据本发明多核心处理单元依据设定指令关闭工作状态为闲置的第一组核心的示意图。 [0022] FIG. 5 is a schematic view of a first set of idle core multi-core processing unit according to the present invention closed operational state according to the setting instruction. 当多核心处理单元10关闭工作装态为闲置的第一组核心101时,因整体多核心处理单元10的工作频率为侦测全部核心的安全工作频率取最低值作为整体的工作频率值, 当开启的核心数减少,多核心处理单元晶片会重新侦测新的安全工作频率值作为整体的工作频率值,因此多核心处理单元10的工作频率值将提高,并进而提升效能。 When the first set of multi-core central processing unit 10 to close the idle state when the package 101, due to the operating frequency of the entire multi-core processing unit 10 is to detect all of the core of the security value as the frequency taking the minimum value of the entire operating frequency, when reduce the number of open core, multi-core processing unit chip will re-detect new safety frequency values ​​as a whole, the operating frequency value, the operating frequency value of multi-core processing unit 10 will increase, and thus improve performance.

[0023]虽然本发明的实施例揭露如上所述,然并非用以限定本发明,任何熟习相关技艺者,在不脱离本发明的精神和范围内,举凡依本发明申请范围所述的形状、构造、特征及数量当可做些许的变更,因此本发明的专利保护范围须视本说明书所附的申请专利范围所界定者为准。 [0023] While the disclosed embodiment of the present invention as described above, however not intended to limit the present invention, any person skilled in the relevant art, without departing from the spirit and scope of the present invention, the shape of the application under this covered the scope of the invention, structure, the number of features and it is to be changed a little, and therefore patentable scope of the subject invention as defined in the present specification, the scope of the appended patent and their equivalents.

Claims (6)

1.一种电脑系统的效能提升方法,其特征在于,包括以下步骤: 以一侦测单元侦测一多核心处理单元的复数个核心的工作状态,并转换为一状态讯号; 该侦测单元传送该状态讯号至一管理单元; 以该管理单元设定欲关闭的该等核心数量,并转换为一设定讯号;以及该管理单元传送该设定讯号至该多核心处理单元,并关闭该等核心中该工作状态为一闲置状态的一第一组核心; 该多核心处理单元重新侦测全部核心的安全工作频率,取最低值作为该多核心处理单元的工作频率; 其中侦测该多核心处理单元的该等核心的工作状态的步骤,更包括: 该侦测单元判断该等核心是否存在为闲置状态的该第一组核心以及为运作状态的一第二组核心,如果否等候一循环时间,该侦测单元执行循环判断,如果是,该侦测单元计算该等核心的一工作频率值;以及该侦测 1. A method to enhance the performance of the computer system, characterized by comprising the steps of: a detecting unit detects a plurality of multi-core central processing unit operating state, and converted to a state signal; the detecting unit transmitting the status signal to a management unit; snap to the number of such core to be set off, and converted into a signal set; and the management unit transmits the signal to the set multi-core processing unit, and closing the in this operating state the core is a core of a first set of idle state; the multi-core processing units detect all the core re-secure operating frequency, take the lowest value as the operating frequency of the multi-core processing unit; wherein the plurality of detection the step of core operating conditions such core processing unit, further comprising: the detection unit determines whether there is a second such core is a core set of the first set and the core is idle operating state, if not waiting for a cycle time, the detecting unit determines the execution cycle, if it is, the detecting unit calculates an operating frequency of such a core value; and detection 元侦测该多核心处理单元的该第一组核心及该第二组核心的数量及编号; 其中传送该状态讯号至该管理单元的步骤更包括: 该侦测单元传送该多核心处理单元的该第一组核心及该第二组核心的数量、编号及该工作频率至该管理单元; 其中以该管理单元设定欲关闭的该等核心数量的步骤更包括: 以一设定模组设定该多核心处理单元的一预设工作频率; 该管理单元根据该预设工作频率计算欲关闭的该等核心数量;以及以该设定模组选择性地关闭该第一组核心。 Element detecting the multi-core processing unit of the first core group and the second group of the number of cores and number; wherein the step of transmitting the status signal to the management unit further comprises: the detecting means transmits the multi-core processing unit the number of first cores and the set of second core set, and the number of the working frequency to the management unit; wherein the management unit to set the number of cores to be closed such further steps comprising: a setting module to set given a predetermined operating frequency of the multi-core processing unit; the number of such core to be closed in accordance with the management unit calculates the predetermined operating frequency; and in the setting module selectively closing the first core set.
2.—电脑系统,其特征在于,包括有: 一多核心处理单元,包含复数个核心; 一侦测单元,电性连接该多核心处理单元,该侦测单元侦测该等核心的工作状态,并转换为一状态讯号,其中,该侦测单元侦测该等核心的工作状态进一步包括:该侦测单元判断该等核心是否存在为闲置状态的一第一组核心以及为运作状态的一第二组核心,如果否等候一循环时间,该侦测单元执行循环判断,如果是,该侦测单元计算该等核心的一工作频率值;以及该侦测单元侦测该多核心处理单元的该第一组核心及该第二组核心的数量及编号;以及一管理单元,电性连接该多核心处理单元及该侦测单元,该管理单元接收该状态讯号, 并根据该状态讯号设定欲关闭的该等核心数量,并转换为一设定讯号; 其中,该管理单元传送该设定讯号至该多核心处理单元,以关闭该工作 2.- computer system comprising: a multi-core processing unit, comprising a plurality of core; core processing unit a detection unit, electrically connected to the plurality of the detecting unit detects the operation state of such core , and converted to a state signal, wherein the detecting unit detects these the core of the operating state further comprises: the detecting means determines whether there is a core such core is first set to an idle state and an operating state a second set of core, if not a wait cycle time, the detecting unit determines the execution cycle, if it is, the detecting unit calculates a value of the operating frequency of such core; and the detecting unit detects the multi-core processing unit the first core set and the second set of the number of cores and number; and a management unit, electrically connected to the multi-core processing unit and the detecting unit, the state management unit receives the signal, and the signal is set according to the state to close these cores, and converted to a set signal; wherein the setting management unit transmitting the signal to the multi-core processing unit, to close the working 状态为一闲置状态的至少一该核心,该多核心处理单元重新侦测全部核心的安全工作频率,取最低值作为该多核心处理单元的工作频率;该管理单元以一设定模组设定该多核心处理单元的一预设工作频率;该管理单元根据该预设工作频率计算欲关闭的该等核心数量;以及以该设定模组选择性地关闭该第一组核心。 State is an idle state of the at least one core, the multi-core processing unit detects all the core re-secure operating frequency, take the lowest value as the operating frequency of the multi-core processing units; the management unit to a setting module sets the predetermined operating frequency of a multi-core processing unit; the number of such core to be closed in accordance with the management unit calculates the predetermined operating frequency; and in the setting module selectively closing the first core set.
3.根据权利要求2所述的电脑系统,其特征在于,其中该管理单元包括: 一显示模组,接收的该状态讯号,且该显示模组对应显示该等核心的该运作状态、该闲置状态及该编号;以及一设定模组,选择性地关闭呈该闲置状态的至少一该核心。 The computer system according to claim 2, wherein, wherein the management unit comprises: a display module, the state of the received signal, and the display module to display the operating status corresponding to those of the core, the idle the number and status; and a setting module, was selectively closing at least one of the idle state of the core.
4.根据权利要求3所述的电脑系统,其特征在于,其中该设定模组更包括: 一第一设定模式,用以选择欲关闭的呈该闲置状态的该核心编号,并转换为该设定讯号。 The computer system according to claim 3, characterized in that, wherein the setting module further comprises: a first setting mode for selecting the core to be closed as a number of the idle state, and is converted to the setting signal.
5. 根据权利要求3所述的电脑系统,其特征在于,其中该设定模组更包括: 一第二设定模式,用以设定一预设工作频率,该第二设定模式依据该预设工作频率计算所需关闭的核心数量并转换为该设定讯号。 The computer system according to claim 3, characterized in that, wherein the setting module further comprises: a second setting mode for setting a predetermined operating frequency, the second setting mode according to the preset operating frequency calculated the number needed to shut down and converted to that core set signal.
6. 根据权利要求3所述的电脑系统,其特征在于,其中该设定模组更包括: 一第一设定模式,用以选择欲关闭的呈该闲置状态的该核心编号,并转换为该设定讯号;以及一第二设定模式,用以设定一预设工作频率,该第二设定模式接收一设定值,依据该预设工作频率计算所需关闭的核心数量并转换为该设定讯号。 The computer system according to claim 3, characterized in that, wherein the setting module further comprises: a first setting mode for selecting the core to be closed as a number of the idle state, and is converted to the setting signal; and a second setting mode for setting a predetermined operating frequency, the second receiving mode is set to a set value, calculated according to the desired preset operating close to the core, and the number of frequency conversion for setting signal.
CN201110167464.8A 2011-06-21 2011-06-21 Performance computer system upgrade method and computer system CN102841808B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110167464.8A CN102841808B (en) 2011-06-21 2011-06-21 Performance computer system upgrade method and computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110167464.8A CN102841808B (en) 2011-06-21 2011-06-21 Performance computer system upgrade method and computer system

Publications (2)

Publication Number Publication Date
CN102841808A CN102841808A (en) 2012-12-26
CN102841808B true CN102841808B (en) 2017-12-08

Family

ID=47369208

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110167464.8A CN102841808B (en) 2011-06-21 2011-06-21 Performance computer system upgrade method and computer system

Country Status (1)

Country Link
CN (1) CN102841808B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105068871B (en) * 2015-07-28 2018-12-21 深圳市万普拉斯科技有限公司 The control method and device of calculation resources
CN105718318A (en) * 2016-01-27 2016-06-29 上海戴西实业有限公司 Assembly type scheduling optimization method based on auxiliary engineering design software

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1641534A (en) * 2004-01-13 2005-07-20 Lg电子株式会社 Apparatus for controlling power of processor having a plurality of cores and control method of the same
CN101111814A (en) * 2004-12-30 2008-01-23 英特尔公司 Operating point management in multi-core architectures
CN101436098A (en) * 2008-12-24 2009-05-20 华为技术有限公司 Method and apparatus for reducing power consumption of multiple-core symmetrical multiprocessing system
CN101751113A (en) * 2008-10-17 2010-06-23 环旭电子股份有限公司 Energy-saving management system and method of server

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1225681C (en) * 2003-01-07 2005-11-02 纬创资通股份有限公司 Computer system capable of switching working frequency and its switching method
US7861068B2 (en) * 2006-03-07 2010-12-28 Intel Corporation Method and apparatus for using dynamic workload characteristics to control CPU frequency and voltage scaling
CN102096461B (en) * 2011-01-13 2013-06-19 浙江大学 Energy-saving method of cloud data center based on virtual machine migration and load perception integration

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1641534A (en) * 2004-01-13 2005-07-20 Lg电子株式会社 Apparatus for controlling power of processor having a plurality of cores and control method of the same
CN101111814A (en) * 2004-12-30 2008-01-23 英特尔公司 Operating point management in multi-core architectures
CN101751113A (en) * 2008-10-17 2010-06-23 环旭电子股份有限公司 Energy-saving management system and method of server
CN101436098A (en) * 2008-12-24 2009-05-20 华为技术有限公司 Method and apparatus for reducing power consumption of multiple-core symmetrical multiprocessing system

Also Published As

Publication number Publication date
CN102841808A (en) 2012-12-26

Similar Documents

Publication Publication Date Title
CN100590655C (en) Instruction parser, graphic processing unit and method thereof
US7930574B2 (en) Thread migration to improve power efficiency in a parallel processing environment
CN104850488B (en) Virtual machine power consumption measurement and management
US8013861B2 (en) Reducing a display quality of an area in a virtual universe to conserve computing resources
KR101650999B1 (en) Rendering mode selection in graphics processing units
US20020161941A1 (en) System and method for efficiently performing a data transfer operation
CN103597449B (en) Heterogeneous computing operating system decoupling
US9286731B2 (en) Collapsing areas of a region in a virtual universe to conserve computing resources
CN102117260B (en) Sharing of resources between the cpu and gpu
CN102047241B (en) Local and global data share
JP2008165797A (en) Optimizing power usage by factoring processor architectural events to pcu
JP5735187B2 (en) Graphics processing unit comprising a command processor
CN104737129B (en) For the guest virtual machine's hardware resources virtualized dedicated virtual machine
CN101354780A (en) Graphic data processing apparatus and method
JP6074351B2 (en) How to improve the turbo performance for event processing and equipment
US8127297B2 (en) Smart virtual objects of a virtual universe independently select display quality adjustment settings to conserve energy consumption of resources supporting the virtual universe
CN105492993B (en) Intelligent multi-core for optimal performance per watt of control
CN101714247B (en) Single pass tessellation
WO2005078571A2 (en) A method and graphics subsystem for a computing device
CN102135916B (en) Synchronization method and graphs processing system
CN1952979B (en) Multiple graphics processor systems and methods
CN101751285A (en) Centralized device virtualization layer for heterogeneous processing units
KR101707289B1 (en) Buffer management of the parallel graphics processing units
CN102640132B (en) The method used to access computer information assertions thread group associated with the implementation of
US20130113803A1 (en) Accelerated rendering with temporally interleaved details

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
GR01