CN103324588B - Serial interfaces transfer approach and device thereof - Google Patents

Serial interfaces transfer approach and device thereof Download PDF

Info

Publication number
CN103324588B
CN103324588B CN201210079037.9A CN201210079037A CN103324588B CN 103324588 B CN103324588 B CN 103324588B CN 201210079037 A CN201210079037 A CN 201210079037A CN 103324588 B CN103324588 B CN 103324588B
Authority
CN
China
Prior art keywords
peripheral device
data
serial interfaces
mode
master controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210079037.9A
Other languages
Chinese (zh)
Other versions
CN103324588A (en
Inventor
张辉宏
黄俊憬
林世明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Novatek Microelectronics Corp
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Priority to CN201210079037.9A priority Critical patent/CN103324588B/en
Publication of CN103324588A publication Critical patent/CN103324588A/en
Application granted granted Critical
Publication of CN103324588B publication Critical patent/CN103324588B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Power Sources (AREA)
  • Communication Control (AREA)

Abstract

The invention discloses a kind of serial interfaces transfer approach, for connecting a serial interfaces of a master controller and a peripheral device, this serial interfaces transfer approach includes the power save signal, a periphery frequency source and the serial interfaces frequency source that receive from this master controller, to produce a frequency selection result; According to this frequency selection result, switch a mode of operation of this peripheral device; And according to this power save signal and this mode of operation, transmission one data are to a peripheral device buffer or a serial interfaces buffer.

Description

Serial interfaces transfer approach and device thereof
Technical field
The present invention relates to a kind of serial interfaces transfer approach, relate in particular to one and switch in battery saving mode and justThe serial interfaces transfer approach of norm formula.
Background technology
Along with the arriving of digital Age, more and more many mobile devices in life, are full of, as intelligent handMachine, personal digital assistant (PDA), dull and stereotyped calculator etc. In order to facilitate management said apparatus to haveDigital archives further carries out data sharing and backup between different device, and user can be by above-mentioned dressPut and be connected to people's desktop calculator, and form an electronic system and manage.
Please refer to Fig. 1, Fig. 1 is the configuration diagram of a known electronic system 10. As shown in Figure 1, makeUser can pass through electronic system 10, and mobile device 104 is utilized to data/address bus 102 and a master controller 100Carry out transfer of data and data backup, in order to set up individual numerical data base. In addition master controller,100 also can play the part of a control centre, and the mobile device 1~n that is attached to master controller 100 is considered as to peripheryDevice 106, except can directly controlling the running of those peripheral devices 106, also provides peripheral device106 transfer of data to each other, set up more perfect system management and data backup.
Because master controller 100 can directly be controlled peripheral device 106, and common mobile device (intelligenceType mobile phone, personal digital assistant, dull and stereotyped calculator etc.) quite power consumption, so master controller 100 is necessaryFor the electrical source consumption of peripheral device 106, effectively manage. Specifically, master controller 100Set up and link up by different data/address bus 102 and peripheral device 106. First, master controller 100 is mainWhether the moving peripheral device 106 that detects is in a normal mode (being that peripheral device 106 generally operates)Or an idle mode, if peripheral device 106 is in idle mode and after a while, master controlDevice 100 processed is sent a power save signal to peripheral device 106, controls peripheral device 106 temporary close oneOperating frequency source is to reduce electrical source consumption, and peripheral device 106 enters a battery saving mode. In like manner, master controlDevice 100 processed also can be by sending a wake-up signal, wake up the peripheral device 106 that is in battery saving mode,And restart the operating frequency source of peripheral device 106, provide in order to do making peripheral device 106 return normal modeUser or master controller 100 use. Please refer to Fig. 2, Fig. 2 is peripheral device 106 switch operating mouldsThe schematic diagram of coherent signal under formula. As shown in Figure 2, peripheral device 106 is switched to scanning mode and (picksFetch data) or power down mode, and both have the identical work period, for example 8.3 microseconds. Work as peripheryWhen device 106 is in power down mode, master controller 100 wishs by wake-up signal (not shown) againWhile starting the operating frequency source CLK of peripheral device 106, operating frequency source CLK needs an Induction PeriedReach stable state. In the case, if master controller 100 in Induction Peried, want and peripheral device106 carry out exchanges data (transmitting data by data/address bus), due to operating frequency source CLK not yetEnter stable state completely, will cause transmitting in data procedures producing and losing.
Therefore, how to provide a kind of effectively transmission data method, enter battery saving mode or standard in order to do makingThe standby peripheral device that to be ready entering battery saving mode, can be effectively and master controller carry out transfer of data,Become important subject under discussion.
Summary of the invention
Therefore, main purpose of the present invention is to provide a kind of serial interfaces transfer approach.
The present invention discloses a kind of serial interfaces transfer approach, for connecting a master controller and a peripheral deviceA serial interfaces, this serial interfaces transfer approach includes and receives from a Telecom of this master controllerNumber, a periphery frequency source and a serial interfaces frequency source, in order to produce a frequency selection result; According toThis frequency selection result, switches a mode of operation of this peripheral device; And according to this power save signal andThis mode of operation, transmission one data are to a peripheral device buffer or a serial interfaces buffer.
The present invention also discloses a kind of peripheral device chip, by a serial interfaces be couple to a master controller withDrive a peripheral device, this peripheral device chip includes a frequency selector, receives from this main controlOne power save signal, a periphery frequency source and a serial interfaces frequency source of device, in order to produce a frequency choosingSelect result; One controller, according to this frequency selection result, switches a mode of operation of this peripheral device;And a buffer selector, according to this power save signal and this mode of operation, transmission one data were by one weekLimit device buffer or a serial interfaces buffer.
Brief description of the drawings
Fig. 1 is a known electronic system configuration diagram.
Fig. 2 is the schematic diagram of coherent signal under known peripheral device switching working mode.
Fig. 3 is the schematic diagram of an electronic system.
Fig. 4 is the schematic diagram of the embodiment of the present invention one peripheral device chip.
Fig. 5 is the coherent signal that one embodiment of the invention is worked as peripheral device and enter from mode of operation battery saving modeSchematic diagram.
Fig. 6 is the coherent signal that one embodiment of the invention is worked as peripheral device and enter from battery saving mode normal modeSchematic diagram.
Fig. 7 is the embodiment of the present invention transmits flow process schematic diagram for a serial interfaces.
Fig. 8 is that the embodiment of the present invention enters the schematic diagram of battery saving mode flow process for one.
Fig. 9 is that the embodiment of the present invention enters the schematic diagram of normal mode flow process for one.
Wherein, description of reference numerals is as follows:
10,30 electronic systems
100,300 master controllers
102 data/address bus
104 mobile devices
106,304 peripheral devices
302 serial interfaces
40 peripheral device chips
400 frequency selectors
402 controllers
404 buffer selectors
406 peripheral device buffers
408 serial interfaces buffers
70 serial interfaces transmit flow process
700,702,704,706,708,800,802, step
804、806、808、810、900、902、904、
906、908、910
80 enter battery saving mode flow process
90 enter normal mode flow process
CLK operating frequency source
DATA data
Main_Loop working cycles
MCLK periphery frequency source
MCU_Counter counter
PD power save signal
PD_Mode battery saving mode
PD_Load readout data signal
PD_Store memory data signal
SICLK serial interfaces frequency source
SI_Buffer serial interfaces buffer is selected signal
SI_Interrupt serial interfaces interrupt signal
The T_PD time
Detailed description of the invention
Please refer to Fig. 3, Fig. 3 is the schematic diagram of an electronic system 30. As shown in Figure 3, electronic system 30Comprise a master controller 300, a serial interfaces 302 and one or more peripheral device 304. Master controller300 can be a desktop personal calculator, and it roughly comprises a processor, a memory module, an inputInterface, an output interface and one soft/firmware interface etc. Master controller 300 is except providing user to carry outOutside nonidentity operation, also can provide user to integrate that multiple peripheral devices carry out transfer of data and data are standbyPart, further set up individual numerical data base. Specifically, master controller 300 passes through serial interfaces302 connect multiple peripheral devices 304, and wherein serial interfaces 302 can be an inter-integrated circuit(Inter-IntegratedCircuit,I2C) data/address bus, or a serial peripheral interface (SerialPeripheralInterface, SPI) data/address bus etc., in order to master controller 300 and peripheral device 304 to be providedBetween communication bridge, common if master controller 300 accesses are from data of peripheral device 304, orMaster controller 300 is controlled peripheral device 304 and is switched to mode of operation etc. Can be as for peripheral device 304One touch-control board device, a mobile device, or an electronic product that includes simple and easy personal calculator function.Certainly, peripheral device 304 also drives by a peripheral device chip, and detailed content is as follows.
Please also refer to Fig. 3 and Fig. 4, Fig. 4 is showing of the embodiment of the present invention one peripheral device chip 40Intention. As shown in Figure 4, peripheral device chip 40 is arranged in peripheral device 304, and peripheral deviceChip 40 include a frequency selector 400, a controller 402, a buffer selector 404 andOne peripheral device buffer 406. In addition, peripheral device chip 40 also couples a serial interfaces buffer 408.Specifically, peripheral device chip 40 passes through serial interfaces 302, reception one periphery frequency source MCLK,One serial interfaces frequency source SICLK, carry out a power save signal PD of autonomous controller 300, and come autonomousAt least one data DATA of controller 300 or arbitrary peripheral device 304. Frequency selector 400 first connectsReceive the power save signal that periphery frequency source MCLK, serial interfaces frequency source SICLK and master controller sendPD, judges that according to power save signal PD a frequency selection result is that periphery frequency source MCLK or sequence connectMouth frequency source SICLK, the mode of operation that further determines peripheral device 304 is a normal mode (i.e. fortuneOperation mode) or a battery saving mode. Controller 402 is electrically connected to frequency selector 400, in order to receiveFrequency selection result and data DATA, its middle controller 402 can further comprise a decoder and turnChange the kenel of data DATA, in order to provide peripheral device 304 to carry out the access exclusive disjunction of data DATAAction. Buffer selector 404 be electrically connected to controller 402, peripheral device buffer 406 andSerial interfaces buffer 408, receives power save signal PD and data DATA, and according to power save signal PDJudge whether to transmit data DATA to peripheral device buffer 406 or serial interfaces buffer 408.
Preferably, the periphery frequency source MCLK that peripheral device 304 uses is synchronized with master controller 300The master controller frequency source (not shown) using, in order to do data DATA is unlikely in transmitting procedureLose. Moreover peripheral device 304 is by controller 402 and serial interfaces 302, by data DATAReturn to master controller 300 to reach exchange and the backup of data DATA. In addition, in this embodiment,Data DATA in serial interfaces 302, be with the kenel transmission of a sequence data at master controller 300 and304 of peripheral devices. When data DATA enters after peripheral device 304, data DATA is by controlThe decoder of device 402 processed is converted to a parallel data, and (data DATA is stored in different buffersPeripheral device buffer 406 or serial interfaces buffer 408). If include multiple in electronic system 30Peripheral device 304, arbitrary peripheral device 304 is to correspond to a private code, and master controller 300By the specific peripheral device 304 of private code search, in order to specific periphery is filled according to different demandsPut 304 and assign control instruction, in order to do making different instruction all can send and take office via master controller 300 exactlyOne peripheral device 304. For instance, master controller 300 is except sending aforesaid power save signal PD,Also can send wake-up signal (not shown), in order to wake the peripheral device 304 that is in battery saving mode up,Further provide peripheral device 304 to switch its mode of operation. Certainly, master controller 300 also comprises transmissionOther control instruction, but its non-technical characteristics of the present invention is not repeated herein.
In simple terms, if user's wish is further controlled the work of peripheral device 304 by master controller 300Operation mode, peripheral device 304 is according to power save signal PD (or wake-up signal), further switches and works asBefore the operating frequency that used, and determine the mode of operation of peripheral device 304. For example, work as peripheral device304 while entering battery saving mode from mode of operation, and power save signal PD transfers high state to, and frequency selector400 also Selective sequence interface frequency source SICLK is as the operating frequency that drives peripheral device chip 40, rightShould sequentially the data DATA receiving be transferred to serial interfaces buffer by 404 of ground buffer selectors408; When peripheral device 304 enters normal mode from battery saving mode, power save signal PD transfers low state to,And frequency selector 400 also selects periphery frequency source MCLK as the work that drives peripheral device chip 40Working frequency, 404 of buffer selectors are sequentially transferred to periphery by the data DATA receiving accordinglyDevice buffer 406, its operational detail can further be understood by following different embodiment, but non-in order toLimit category of the present invention.
Please refer to Fig. 5, Fig. 5 is that one embodiment of the invention is worked as peripheral device 304 and entered province from mode of operationThe coherent signal schematic diagram of power mode, wherein aforesaid single power save signal PD can be by multiple numeral lettersNumber any combination, in order to reach identical effect, be only illustrative at this. As shown in Figure 5, main controlDevice 300 is the moments that transfer low state by a serial interfaces interrupt signal SI_Interrupt from high state to, instructionThe built-in counter MCU_Counter of peripheral device 304 (works from a working cycles Main_LoopCirculation is to provide peripheral device 304 and carries out general computing) enter a battery saving mode PD_Mode and maintain oneThe section time. At the same time, a memory data signal PD_Store of peripheral device 304 is driven to an arteries and veinsRush signal, in order to transmit data 1~n to serial interfaces buffer 408, and by one of peripheral device 304Serial interfaces buffer selects signal SI_Buffer to transfer high state to, and instruction master controller 300 is directly deposited since thenGet the data 1~n of serial interfaces buffer 408, peripheral device 304 also enters battery saving mode and pass simultaneouslyClosed cycle side frequency source MCLK. In the case, because peripheral device 304 does not use periphery frequency sourceMCLK and use serial interfaces frequency source SICLK instead, in order to the operating frequency as its internal circuit, noBut reach outside effect of power saving, data 1~n has also been sent to serial interfaces buffer 408, master controller300 by not being limited to the peripheral device 304 that enters battery saving mode, can capture at any time the data of having transmitted1~n, avoids reawaking the rear further work that just can carry out of peripheral device 304. Moreover, nowIf have the defeated arbitrary data of user's tendency to develop to peripheral device 304, also can not be limited to peripheral device 304Enter battery saving mode, cause master controller 300 and peripheral device 304 cannot link up generation Missing data.Therefore, the present invention not only reduces the stand-by period of system computing, the access of distribute data effectively,Transfer of data is effectively provided between master controller 300 and peripheral device 304.
Please refer to Fig. 6, Fig. 6 is that one embodiment of the invention is worked as peripheral device 304 and just entered from battery saving modeThe coherent signal schematic diagram of norm formula, the same, single power save signal PD also can be by multiple data signalsAny combination, in order to reach identical effect, is only illustrative at this. As shown in Figure 6, peripheral device304 periphery frequency source MCLK receives a wake-up signal by serial interfaces, and preparing starting of oscillation is one weekPhase property square-wave signal, but periphery frequency source still needs to reach stable state through an Induction Peried. Work as peripheryFrequency source MCLK has been stable periodicity square-wave signal, informs the counter that peripheral device 304 is built-inMCU_Counter prepares to enter battery saving mode and maintain a period of time from idle state (unknown signaling)T_PD, and preparation enters working cycles Main_Loop. Enter after working cycles Main_Loop sequenceData 1~n that interface buffer 408 and peripheral device buffer 406 all can receiving sequence interface transmit,Until a readout data signal PD_Load of peripheral device 304 is while being driven to a pulse signal, i.e. tableShow that peripheral device buffer 406 has completed reception data 1~n, now, the sequence of peripheral device 304 connectsMouth buffer selects signal SI_Buffer to be dragged down by correspondence, to inform 300 direct access weeks of master controllerData 1~the n of limit device buffer 406. Preferably, serial interfaces buffer 408 comprises a default skyBetween, reach stable and before T_PD after a while, pre-set space is enough at periphery frequency source MCLKDeposit the data 1~n having transmitted. Therefore, even if peripheral device 304 is still in battery saving mode or is just preparingEnter (being that periphery frequency source MCLK not yet reaches stable state) before normal mode, anyly transmitData 1~n also can not lose to some extent. Hence one can see that, and the present invention can solve the right of data access effectivelyResemble and use opportunity, significantly reduce system data and transmit contingent mistake and improve the efficiency of linking up,More effectively transfer of data is provided between master controller 300 and peripheral device 304.
Further, the working method of electronic system 30 and peripheral device chip 40 can be summarized as a sequenceInterface transmits flow process 70, as shown in Figure 7. Serial interfaces transmits flow process 70 and includes following steps:
Step 700: start.
Step 702: receive come autonomous controller power save signal PD, periphery frequency source MCLK andSerial interfaces frequency source SICLK, to produce frequency selection result.
Step 704: according to frequency selection result, switch the mode of operation of peripheral device.
Step 706: according to power save signal PD and mode of operation, transmission data DATA fills to peripheryPut buffer 406 or serial interfaces buffer 408.
Step 708: finish.
Serial interfaces transmits the details of flow process 70, can be with reference to above-mentioned to electronic system 30 and peripheral device coreThe explanation of sheet 40 and relevant indicators, be not repeated herein. Notably, in the present embodiment, sequence connectsOral instructions send flow process 70 separately can want to enter battery saving mode or want to enter normal mode according to peripheral device 304, enterOne step is divided into two kinds of workflows, and its related procedure is as follows.
If peripheral device 304 is wanted to enter battery saving mode from normal mode, this situation can be summarized as one and enter provincePower mode flow process 80, as shown in Figure 8. Enter battery saving mode flow process 80 and include following steps:
Step 800: start.
Step 802: receive come autonomous controller power save signal PD, periphery frequency source MCLK andSerial interfaces frequency source SICLK, to produce frequency selection result.
Step 804: determination frequency selection result is serial interfaces frequency source SICLK, in order to switch peripheryDevice is battery saving mode.
Step 806: according to power save signal PD, DATA is to serial interfaces buffer 408 for transmission data.
Step 808: select signal to be converted to high state serial interfaces buffer, in order to master controller to be provided300 direct access serial interfaces buffers 408.
Step 810: finish.
If peripheral device 304 is wanted to enter normal mode from battery saving mode, this situation can be summarized as one and just enterNormal model process 90, as shown in Figure 9. Enter normal mode flow process 90 and include following steps:
Step 900: start.
Step 902: receive come autonomous controller power save signal PD, periphery frequency source MCLK andSerial interfaces frequency source SICLK, to produce frequency selection result.
Step 904: determination frequency selection result is periphery frequency source MCLK, in order to switch peripheral deviceFor normal mode.
Step 906: according to power save signal PD, DATA is to peripheral device buffer 406 for transmission data.
Step 908: select signal to be converted to low state serial interfaces buffer, in order to master controller to be provided300 direct access peripheral device buffers 406.
Step 910: finish.
In the time entering battery saving mode flow process 80 or enter normal mode flow process 90, for peripheral device 304With the operational detail of master controller 300, can understand with reference to aforementioned relevant paragraph and Fig. 3~Fig. 7,This does not repeat. Certainly, serial interfaces provided by the invention transmits flow process 70, or only for peripheral device304 enter battery saving mode or enter normal mode, and those explanations are only exemplary, so art technologyPersonnel can modify and change according to actual demand, want before switching working mode at peripheral device 304,Effectively carry out in advance data allocations so that master controller 300 access to be at any time provided, can avoid again continuouslyIn transmission data procedures, do not cause the loss of transmission data because of peripheral device 304 switching working modes, allBelong to category of the present invention.
Generally speaking, the serial interfaces transfer approach that is useful in peripheral device chip provided by the present invention, itsFor between a master controller, at least one serial interfaces and at least one peripheral device, carry by a power save signalFor basis for estimation, in order to switch the mode of operation (being battery saving mode or normal mode) of peripheral device chip,And the corresponding temporarily providing room that transmission data are provided, in order to do effectively inerrably access of master controller has been transmittedData, and further provide and between master controller and peripheral device, carry out exchanges data and backup. In other words,The present invention not only avoids in data transmission procedure, needs wait peripheral device one Induction Peried to avoid transmitting dataLoss, also in the time that peripheral device enters battery saving mode, master controller still can access those transmittedData. For user, the energy that not only can effectively manage peripheral device uses, and also significantly improvesTransmission/the operation efficiency of data.
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, for thisThe technical staff in field, the present invention can have various modifications and variations. All in spirit of the present invention andWithin principle, any amendment of doing, be equal to replacement, improvement etc., all should be included in protection of the present inventionWithin scope.

Claims (22)

1. a serial interfaces transfer approach, is characterized in that, for connecting a master controller and periphery dressA serial interfaces of putting, this serial interfaces transfer approach includes:
Receive a power save signal, a periphery frequency source and a serial interfaces frequency from this master controllerSource, to produce a frequency selection result;
According to this frequency selection result, switch a mode of operation of this peripheral device, wherein this mode of operationTo be a battery saving mode or a normal mode; And
According to this power save signal and this mode of operation, transmission one data are to a peripheral device buffer or oneSerial interfaces buffer;
Wherein, be during for this battery saving mode in this mode of operation, this frequency selection result is to connect for this sequenceMouth frequency source, and transmit these data to this serial interfaces buffer.
2. serial interfaces transfer approach as claimed in claim 1, is characterized in that, this peripheral device is to connectReceive this power save signal, in order to judge that this frequency selection result is for this periphery frequency source or this serial interfacesFrequency source.
3. serial interfaces transfer approach as claimed in claim 1, is characterized in that, this serial interfaces buffer memoryUtensil has a pre-set space, and this pre-set space is used for storing these data.
4. serial interfaces transfer approach as claimed in claim 1, is characterized in that, in this mode of operation isDuring for this normal mode, this frequency selection result is this periphery frequency source, and transmits these data to being somebody's turn to doPeripheral device buffer.
5. serial interfaces transfer approach as claimed in claim 1, is characterized in that, also comprises and uses one to call outAwake signal, in order to switch this mode of operation of this peripheral device.
6. serial interfaces transfer approach as claimed in claim 5, is characterized in that, this peripheral device also wrapsContaining a private code, this master controller is searched this peripheral device according to this private code, to switch thisThis mode of operation of peripheral device.
7. serial interfaces transfer approach as claimed in claim 6, is characterized in that, this master controller is sentThis power save signal and this wake-up signal are to this peripheral device, in order to switch this work of this peripheral devicePattern.
8. serial interfaces transfer approach as claimed in claim 1, is characterized in that, this serial interfaces is oneInter-integrated circuit data/address bus or a serial peripheral interface data/address bus.
9. serial interfaces transfer approach as claimed in claim 1, is characterized in that, this exchanges data is in thisBetween master controller, this serial interfaces and this peripheral device.
10. serial interfaces transfer approach as claimed in claim 9, is characterized in that, this master controller also wrapsContaining a master controller frequency source, this periphery frequency source is to be synchronized with this master controller frequency source, providesThis peripheral device and this master controller exchange this data.
11. serial interfaces transfer approach as claimed in claim 1, is characterized in that, also comprise and use one to translateCode device, in order to change these data into a sequence data or a parallel data.
12. 1 kinds of peripheral device chips, are couple to a master controller to drive a periphery dress by a serial interfacesPut, it is characterized in that, this peripheral device chip includes:
One frequency selector, is used for receiving a power save signal, the periphery frequency source from this master controllerAnd a serial interfaces frequency source, to produce a frequency selection result;
One controller, is used for, according to this frequency selection result, switching a mode of operation of this peripheral device,Wherein this mode of operation is to be a battery saving mode or a normal mode; And
One buffer selector, is used for according to this power save signal and this mode of operation, and transmission one data arriveOne peripheral device buffer or a serial interfaces buffer;
Wherein, be during for this battery saving mode in this mode of operation, this frequency selection result is to connect for this sequenceMouth frequency source, and transmit these data to this serial interfaces buffer.
13. peripheral device chips as claimed in claim 12, is characterized in that, this peripheral device is to receive to be somebody's turn to doPower save signal, in order to judge that this frequency selection result is this periphery frequency source or this serial interfaces frequencySource.
14. peripheral device chips as claimed in claim 12, is characterized in that, this serial interfaces buffer memory utensilHave a pre-set space, this pre-set space is used for storing these data.
15. peripheral device chips as claimed in claim 12, is characterized in that, are to be this in this mode of operationWhen normal mode, this frequency selection result is this periphery frequency source, and transmits these data to this peripheryDevice buffer.
16. peripheral device chips as claimed in claim 12, is characterized in that, also comprise a wake-up signal,In order to switch this mode of operation of this peripheral device.
17. peripheral device chips as claimed in claim 16, is characterized in that, this peripheral device also comprises onePrivate code, this master controller is searched this peripheral device according to this private code, to switch this peripheryThis mode of operation of device.
18. peripheral device chips as claimed in claim 17, is characterized in that, this master controller is sent this provinceThe signal of telecommunication and this wake-up signal are to this peripheral device, in order to switch this mode of operation of this peripheral device.
19. peripheral device chips as claimed in claim 12, is characterized in that, this serial interfaces is an insideIntegrated circuit data/address bus or a serial peripheral interface data/address bus.
20. peripheral device chips as claimed in claim 12, is characterized in that, this exchanges data is in this master controlBetween device processed, this serial interfaces and this peripheral device.
21. peripheral device chips as claimed in claim 12, is characterized in that, this master controller also comprises oneMaster controller frequency source, this periphery frequency source is to be synchronized with this master controller frequency source, in order to provideThis peripheral device and this master controller exchange this data.
22. peripheral device chips as claimed in claim 12, is characterized in that, this controller also comprises and translatesCode device, in order to change these data into a sequence data or a parallel data.
CN201210079037.9A 2012-03-22 2012-03-22 Serial interfaces transfer approach and device thereof Active CN103324588B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210079037.9A CN103324588B (en) 2012-03-22 2012-03-22 Serial interfaces transfer approach and device thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210079037.9A CN103324588B (en) 2012-03-22 2012-03-22 Serial interfaces transfer approach and device thereof

Publications (2)

Publication Number Publication Date
CN103324588A CN103324588A (en) 2013-09-25
CN103324588B true CN103324588B (en) 2016-05-04

Family

ID=49193344

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210079037.9A Active CN103324588B (en) 2012-03-22 2012-03-22 Serial interfaces transfer approach and device thereof

Country Status (1)

Country Link
CN (1) CN103324588B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1549976A (en) * 2001-08-29 2004-11-24 ģ���豸��˾ Generic serial port architecture and system
CN1292326C (en) * 2003-10-31 2006-12-27 威盛电子股份有限公司 Electricity saving controlling circuit in electronic equipment and method for saving electricity
CN101470681A (en) * 2007-12-28 2009-07-01 希姆通信息技术(上海)有限公司 Method for working in digital security mode by employing universal input/output analog memory card
CN101825962A (en) * 2009-03-04 2010-09-08 联咏科技股份有限公司 Touch control device for saving electrical energy and related method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006164012A (en) * 2004-12-09 2006-06-22 Hitachi Global Storage Technologies Netherlands Bv Data storage device and control method for power save mode

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1549976A (en) * 2001-08-29 2004-11-24 ģ���豸��˾ Generic serial port architecture and system
CN1292326C (en) * 2003-10-31 2006-12-27 威盛电子股份有限公司 Electricity saving controlling circuit in electronic equipment and method for saving electricity
CN101470681A (en) * 2007-12-28 2009-07-01 希姆通信息技术(上海)有限公司 Method for working in digital security mode by employing universal input/output analog memory card
CN101825962A (en) * 2009-03-04 2010-09-08 联咏科技股份有限公司 Touch control device for saving electrical energy and related method thereof

Also Published As

Publication number Publication date
CN103324588A (en) 2013-09-25

Similar Documents

Publication Publication Date Title
CN101425049B (en) Customer equipment based on USB and data channel switching method
JP5773288B2 (en) Wake-up method, hot-swap method, and device based on high-speed interchip HSIC interface
CN102547943B (en) Control method and device of task item execution
TW200415471A (en) Peripheral device and control method thereof, and main device and control method thereof, and program thereof
WO2011088674A1 (en) Mobile internet terminal
US20130212408A1 (en) Regulating a clock frequency of a peripheral
CN101847043A (en) Method for sharing storage equipment and mobile terminal
CN103633737B (en) Residential electricity consumption load supplying device
TW201228334A (en) Docking station module for portable communication device
CN101997963A (en) Power supply management method and system of portable communication device
CN103324588B (en) Serial interfaces transfer approach and device thereof
CN103488598A (en) Multi-mode terminal and method for realizing USB (universal serial bus) sharing
CN107395513A (en) A kind of wireless router and its method of supplying power to
CN102215500A (en) Method and device for dynamically transforming port service configurations of AP (Application Processor) and communication module
WO2010135938A1 (en) Multi-mode mono-standby mobile terminal and mode switching method and system therefor
KR20080000559A (en) Low-power solid state storage controller for cell phones and other portable appliances
CN202789469U (en) Embedded air compressor control system
CN115396243A (en) PoE power supply control method, storage medium and terminal
TWI497304B (en) Serial interface transmitting method and related device
CN102202431B (en) Increase the apparatus and method of 3G communication module and Application Processor Interface flexibility
CN105446912A (en) Method and device of CPU (Central Processing Unit) for connecting WIFI module through HSIC (High Speed Inter-chip) bus interface
CN211097467U (en) Game controller
CN103632518B (en) USB wireless network connections equipment, onboard system and its awakening method
CN208623661U (en) A kind of super low-power consumption nbiot- serial ports transparent transmission conversion module
CN203734378U (en) Residential electricity load power supply device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant