CN101405945B - 维特比压缩指令 - Google Patents

维特比压缩指令 Download PDF

Info

Publication number
CN101405945B
CN101405945B CN2007800095654A CN200780009565A CN101405945B CN 101405945 B CN101405945 B CN 101405945B CN 2007800095654 A CN2007800095654 A CN 2007800095654A CN 200780009565 A CN200780009565 A CN 200780009565A CN 101405945 B CN101405945 B CN 101405945B
Authority
CN
China
Prior art keywords
register
masking
stored
vector
assert
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007800095654A
Other languages
English (en)
Chinese (zh)
Other versions
CN101405945A (zh
Inventor
曾茂
卢西恩·科德雷斯库
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN101405945A publication Critical patent/CN101405945A/zh
Application granted granted Critical
Publication of CN101405945B publication Critical patent/CN101405945B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4161—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management
    • H03M13/4169—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management using traceback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H03M13/6505—Memory efficient implementations

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Executing Machine-Instructions (AREA)
CN2007800095654A 2006-03-23 2007-03-23 维特比压缩指令 Expired - Fee Related CN101405945B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/389,443 US8290095B2 (en) 2006-03-23 2006-03-23 Viterbi pack instruction
US11/389,443 2006-03-23
PCT/US2007/064816 WO2007109793A2 (en) 2006-03-23 2007-03-23 Viterbi pack instruction

Publications (2)

Publication Number Publication Date
CN101405945A CN101405945A (zh) 2009-04-08
CN101405945B true CN101405945B (zh) 2013-03-27

Family

ID=38523331

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007800095654A Expired - Fee Related CN101405945B (zh) 2006-03-23 2007-03-23 维特比压缩指令

Country Status (11)

Country Link
US (1) US8290095B2 (enExample)
EP (1) EP1997229A2 (enExample)
JP (1) JP5180186B2 (enExample)
KR (3) KR101585492B1 (enExample)
CN (1) CN101405945B (enExample)
BR (1) BRPI0708809A2 (enExample)
CA (1) CA2643940A1 (enExample)
IN (1) IN266883B (enExample)
MX (1) MX2008011985A (enExample)
RU (1) RU2008141908A (enExample)
WO (1) WO2007109793A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107220027A (zh) * 2011-12-23 2017-09-29 英特尔公司 用于执行掩码位压缩的系统、装置以及方法
US9390058B2 (en) * 2013-09-24 2016-07-12 Apple Inc. Dynamic attribute inference
US9367309B2 (en) 2013-09-24 2016-06-14 Apple Inc. Predicate attribute tracker
US9552205B2 (en) * 2013-09-27 2017-01-24 Intel Corporation Vector indexed memory access plus arithmetic and/or logical operation processors, methods, systems, and instructions
US10180840B2 (en) * 2015-09-19 2019-01-15 Microsoft Technology Licensing, Llc Dynamic generation of null instructions
US10198263B2 (en) 2015-09-19 2019-02-05 Microsoft Technology Licensing, Llc Write nullification
US10061584B2 (en) 2015-09-19 2018-08-28 Microsoft Technology Licensing, Llc Store nullification in the target field
US10031756B2 (en) 2015-09-19 2018-07-24 Microsoft Technology Licensing, Llc Multi-nullification
US11681531B2 (en) 2015-09-19 2023-06-20 Microsoft Technology Licensing, Llc Generation and use of memory access instruction order encodings

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012722A (en) * 1975-09-20 1977-03-15 Burroughs Corporation High speed modular mask generator
CN1379931A (zh) * 1999-10-21 2002-11-13 高通股份有限公司 维特比译码器的高速相加－比较－选择
US20050149701A1 (en) * 2003-12-24 2005-07-07 Inching Chen Method, apparatus and system for pair-wise minimum and minimum mask instructions

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
US5752001A (en) * 1995-06-01 1998-05-12 Intel Corporation Method and apparatus employing Viterbi scoring using SIMD instructions for data recognition
US5621674A (en) 1996-02-15 1997-04-15 Intel Corporation Computer implemented method for compressing 24 bit pixels to 16 bit pixels
CA2424556C (en) 1997-04-17 2009-11-24 Ntt Mobile Communications Network Inc. Base station apparatus of mobile communication system
US6334202B1 (en) 1998-07-22 2001-12-25 Telefonaktiebolaget Lm Ericsson (Publ) Fast metric calculation for Viterbi decoder implementation
US6798736B1 (en) 1998-09-22 2004-09-28 Qualcomm Incorporated Method and apparatus for transmitting and receiving variable rate data
US20020002666A1 (en) * 1998-10-12 2002-01-03 Carole Dulong Conditional operand selection using mask operations
US6115808A (en) * 1998-12-30 2000-09-05 Intel Corporation Method and apparatus for performing predicate hazard detection
US6654878B1 (en) 2000-09-07 2003-11-25 International Business Machines Corporation Register bit scanning
GB2367650B (en) 2000-10-04 2004-10-27 Advanced Risc Mach Ltd Single instruction multiple data processing
US20040054877A1 (en) 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
US7313639B2 (en) * 2003-01-13 2007-12-25 Rambus Inc. Memory system and device with serialized data transfer
KR20040085545A (ko) 2003-03-31 2004-10-08 삼성전자주식회사 통신 시스템에서 오류 정정 부호의 복호 장치 및 방법

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012722A (en) * 1975-09-20 1977-03-15 Burroughs Corporation High speed modular mask generator
CN1379931A (zh) * 1999-10-21 2002-11-13 高通股份有限公司 维特比译码器的高速相加－比较－选择
US20050149701A1 (en) * 2003-12-24 2005-07-07 Inching Chen Method, apparatus and system for pair-wise minimum and minimum mask instructions

Also Published As

Publication number Publication date
KR20080112311A (ko) 2008-12-24
JP2009531987A (ja) 2009-09-03
KR101585492B1 (ko) 2016-01-22
BRPI0708809A2 (pt) 2011-06-14
JP5180186B2 (ja) 2013-04-10
KR20150038630A (ko) 2015-04-08
CN101405945A (zh) 2009-04-08
CA2643940A1 (en) 2007-09-27
EP1997229A2 (en) 2008-12-03
WO2007109793A2 (en) 2007-09-27
WO2007109793A3 (en) 2007-12-27
US20070223629A1 (en) 2007-09-27
IN266883B (enExample) 2015-06-11
US8290095B2 (en) 2012-10-16
MX2008011985A (es) 2008-10-03
RU2008141908A (ru) 2010-04-27
KR20120116500A (ko) 2012-10-22

Similar Documents

Publication Publication Date Title
CN101405945B (zh) 维特比压缩指令
US6968445B2 (en) Multithreaded processor with efficient processing for convergence device applications
CN101501634B (zh) 使用标量/向量指令处理数据的系统和方法
US6735714B2 (en) Processing unit and processing method
JP2010538398A (ja) マルチステージデータ処理パイプラインにおける命令実行システム及び方法
US9823928B2 (en) FIFO load instruction
CN102937936B (zh) 使用n路高速缓冲存储器的系统和方法
GB2418822A (en) Unified viterbi/turbo decoder for mobile communication systems
RU2007142366A (ru) Архитектура турбодекодера для использования в программно-определяемых радиосистемах
WO2004004191A3 (en) Digital signal processor with cascaded simd organization
US7991984B2 (en) System and method for executing loops in a processor
US7506239B2 (en) Scalable traceback technique for channel decoder
US6865656B2 (en) Method and system for efficient transfer of data between custom application specific integrated circuit hardware and an embedded microprocessor
KR101449732B1 (ko) 계층적인 매우 긴 명령 패킷들을 프로세싱하는 시스템 및 방법
US7287149B2 (en) Inserting decoder reconfiguration instruction for routine with limited number of instruction types recoded for reduced bit changes
CN112307431A (zh) 一种vdsp、数据处理方法及通讯设备
US20130042091A1 (en) BIT Splitting Instruction
US20070153015A1 (en) Graphics processing unit instruction sets using a reconfigurable cache
CN107302371A (zh) 一种turbo码译码系统及译码方法
JP2002185337A (ja) 基地局装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130327

Termination date: 20210323