CN101261609B - Data processor and control system - Google Patents
Data processor and control system Download PDFInfo
- Publication number
- CN101261609B CN101261609B CN2008100837260A CN200810083726A CN101261609B CN 101261609 B CN101261609 B CN 101261609B CN 2008100837260 A CN2008100837260 A CN 2008100837260A CN 200810083726 A CN200810083726 A CN 200810083726A CN 101261609 B CN101261609 B CN 101261609B
- Authority
- CN
- China
- Prior art keywords
- mentioned
- data
- circuit
- control
- event
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a data processor, and a control system, in which an interrupt controller and an event link controller are adopted. The event link controller responds to a generated event signal to output a start control signal for controlling start of an operation of a circuit module. The circuit module is able to generate an event signal. The event link controller generates the start control signal according to the correspondences between event signals and start control signals which are defined by event control information. The links between the event signals and start control signals can be prescribed by the event control information. Therefore, operations of circuit modules prescribed by such links can be controlled sequentially. The control neither involves save and return processes by CPU as in the interrupt processing, nor needs priority level control as executed on competing interrupt requests.
Description
Technical field
The present invention relates to respond the control technology of the incident that inside and outside data processor, produces, relate to and effectively be applicable to the for example technology of slice microcomputer.
Background technology
Control technology as responding the incident that inside and outside data processor, produces has interrupt control technique.During in use disconnected control, to the generation of various interruption sources, interruptable controller is controlled it according to priority or interrupt mask level and is accepted, and confirms the interruption main cause that receives and interrupts to the central processing unit request.Central processing unit by request is interrupted is handled so that the state of internal register before this etc. is saved in the storer, thereafter, extracts corresponding to the vector that interrupts main cause, transfers to the interrupt handling routine that execution is extracted.So, from produce interrupting main cause before the processing of carrying out its main cause of response, need carry out the arbitration of interruptable controller, the preservation of central processing unit is handled, and need expend the regular hour before to the beginning Interrupt Process.Under the situation of frequent generation Interrupt Process, the burden of central processing unit also can increase.
In the known example investigation after the present invention accomplishes, found following patent documentation.In patent documentation 1, put down in writing following content: employing connects into circular interrupt request arbitration circuit, and is mobile so that the interrupt orders produces, thereby can carry out the chance of interruption to all interrupt request sources coequally.Put down in writing following content in the patent documentation 2: a plurality of Interrupt Process devices are carried out daisy chain (daisy chain) connect; Each Interrupt Process device is directly imported the interruption acknowledge signal and interruption acceptor level signal from central processing unit; Judge the interrupt request of whether having admitted oneself in advance, so that interrupt the judgement high speed of permission.
Patent documentation 1: japanese kokai publication hei 07-105124 communique
Patent documentation 2: japanese kokai publication sho 64-55667 communique
Summary of the invention
But, in interrupt control technique in the past, do not have fully to realize the high speed of data processing and fully alleviate central processing burden that the data-handling efficiency that the result stays total system reduces such problem.Especially, enroll in the data processor of control purposes at equipment, along with the generation of incident, carry out a plurality of Interrupt Process successively by the time sequence and carry out desirable Control work, the situation of carrying out such a sequential control work repeatedly is more.Sometimes also hope to carry out concurrently a plurality of Control work.The inventor finds that if consider such characteristic, following such mode is useful,, according to necessary processed content, stipulates the combination of needed peripheral circuit and the job order of peripheral circuit that is, controls the response process to incident.
The object of the present invention is to provide a kind of high speed that can help to realize data processing, alleviate the event response control technology of central processing unit burden.
Another object of the present invention is to provide and to enroll the data processor that makes the data-handling efficiency raising of entire system in the event response control of controlling purposes at equipment.
Above-mentioned and other purposes of the present invention and new feature will be able to clear through the record and the accompanying drawing of this instructions.
Below, disclosed representative art scheme among simple declaration the application.
That is, also adopt the event link controller, the event signal that this event link controller response is produced, a dynamic control signal of output and the corresponding work of circuit module except adopting interruptable controller.Circuit module can produce event signal, and above-mentioned event link controller is according to producing above-mentioned dynamic control signal by the correspondence between defined above-mentioned event signal of incident control information and the dynamic control signal.Thus, can stipulate event signal and play the related of dynamic control signal, therefore can control work in order by a plurality of circuit modules of this association defined by above-mentioned incident control information.This is such as situation of Interrupt Process, does not follow based on the preservation of central processing unit or returns processing, also need not adopt the such control of priority control to the interrupt request of competing.
Simple declaration adopts the resulting effect of technical scheme representative in the disclosed invention of the application following.
That is, can realize helping data processing high speed, alleviate the event response control technology of central processing unit burden.
In addition, can enroll the data-handling efficiency raising that makes entire system in the event response control of controlling purposes at equipment.
Description of drawings
Fig. 1 is the block diagram of the microcomputer of an example of illustration the present invention.
Fig. 2 schematically illustrates the interrupt control of being undertaken by interruptable controller and the block diagram of the starting control of the circuit module that undertaken by the event link controller.
Fig. 3 is the key diagram of expression by the object lesson of the groundwork that plays the specified circuit module of dynamic control signal.
Fig. 4 is the key diagram of main object lesson of the event signal of indication circuit module output.
Fig. 5 is an illustration outgoing event signal and the key diagram of the relation that links that plays dynamic control signal.
Fig. 6 is that illustration goes out the key diagram based on the control method of the event link of incident control information.
Fig. 7 is the block diagram of other structures of illustration outgoing event link controller.
Fig. 8 is that illustration goes out to be connected the block diagram of the structure of the part on A/D converter and the timer as another concrete structure of event link control.
Fig. 9 is that illustration goes out to be connected the block diagram of the structure of the part on the IO port as another concrete structure of event link controller.
Figure 10 is the action specification figure of illustration data input action in the IO port when having gone out to indicate the starting of data input actions.
Figure 11 is the action specification figure of illustration data input action in the IO port when having gone out to indicate the starting of data input actions.
Figure 12 is the key diagram that illustration goes out the unitisation of the inputoutput data position in the IO port.
Figure 13 is that illustration goes out CPU and carries out first program and use the situation of the particular procedure of a plurality of circuit modules to produce as incident and the block diagram of the related object lesson of action starting.
Figure 14 is the block diagram that the situation that adopts Interrupt Process to tackle event signal is respectively represented as comparative example.
Figure 15 is contrast based on the disposal of interrupting with based on the sequential chart in processing time of the processing of event link.
Figure 16 is the block diagram that is used to explain the position rotation output action that is undertaken by IO port.
Figure 17 is the sequential chart that is used to explain the position rotation output action that is undertaken by IO port.
Figure 18 is that expression is applicable to by some cycles and measures the block diagram of example that temperature externally sends to its result the action of bus.
Figure 19 is based on the sequential chart of the action of Figure 18.
Figure 20 is based on the measurement of event link and the control flow of communication operation.
Figure 21 is the process flow diagram that the control flow the when control of Figure 20 is all carried out with Interrupt Process is represented as comparative example.
Figure 22 is the block diagram that the suitable example when with 3 figure places the measured value of input voltage being carried out regularly lighting is shown.
Figure 23 is the action timing diagram that the timing of Figure 23 is lighted.
Figure 24 is based on the above-mentioned measurement of event link and the control flow chart of display action.
Figure 25 is the process flow diagram that the control flow the when control of Figure 24 is all carried out with Interrupt Process is represented as comparative example.
Figure 26 is the process flow diagram of the setting action of illustration outgoing event control information.
Figure 27 is the block diagram as the control device of an example of the control system of having used microcomputer.
Figure 28 is that illustration goes out with the microcomputer in the air conditioning control device of Figure 27 is the block diagram of details of the control system at center.
Figure 29 is that illustration goes out the process flow diagram according to the control sequence of the indoor temperature control of the air-conditioning of incident control information.
Figure 30 is the block diagram as the washing machine of an example of the control system of having used microcomputer.
Figure 31 is that illustration goes out with the microcomputer in the washing machine of Figure 30 is the block diagram of details of the control system at center.
Figure 32 is that illustration goes out the process flow diagram according to the input control sequence of the washing machine of incident control information.
Figure 33 is that illustration goes out according to the process flow diagram of the pattern of incident control information control with the control sequence of demonstration excess time.
Embodiment
1. the summary of embodiment
At first, embodiment representative in the disclosed invention of the application is carried out simple declaration.In simple declaration for representational embodiment, be marked with in the accompanying drawing that bracket carries out reference reference number only illustration go out to be included in to indicate the parts in the notion of inscape of this label.
(1) digital processing unit of representational embodiment of the present invention comprises: be used for exectorial central processing unit; By a plurality of circuit modules that above-mentioned central processing unit utilized; Interruptable controller, the event signal that response is produced carries out interrupt request to above-mentioned central processing unit; And event link controller; The event signal that its response is produced; To the dynamic control signal that rises of above-mentioned circuit module output services, wherein, the foregoing circuit module can produce event signal; Above-mentioned event link controller has rewritable memory circuit, and above-mentioned memory circuitry stores is used for definite incident control information that plays dynamic control signal that responds above-mentioned event signal and will export.Thus, can by above-mentioned incident canned data regulation event signal with play related between the dynamic control signal, so can control work in order by a plurality of circuit modules of this association defined.This is such as situation of Interrupt Process, does not follow based on the preservation of central processing unit or returns processing, also need not adopt the such control of priority control to the interrupt request of competing.Therefore, can help the high speed and the burden that alleviates central processing unit of data processing, the data-handling efficiency of entire system is improved.More detailed, can realize responding each high speed and the burden of the CPU when alleviating response events and producing of parallelization, the response that produces for incident of processing of a plurality of incidents.
As a concrete embodiment, above-mentioned incident control information can be specified the corresponding of above-mentioned event signal and foregoing circuit module changeably, and above-mentioned incident control information is the information that can specify selectable work in the foregoing circuit module changeably.Have when circuit module under the situation of a plurality of working methods, can have stage ground to form the incident control information of the correspondence between an above-mentioned event signal of regulation and the dynamic control signal.
As another concrete embodiment, comprise and to preserve the non-volatile memory of above-mentioned incident control information with rewriteeing that above-mentioned memory circuit is the register from above-mentioned non-volatile memory input (load) above-mentioned incident control information.Thus, can carry out the initial setting of the incident control information under the situation such as power-on reset easily.Because the incident control information can rewrite, therefore adopt incident control information easily corresponding to the system architecture of having used data processor
As another concrete embodiment, whether effectively above-mentioned interruptable controller and event link controller have to preserve and are used to determine the event signal the imported event enable register of information.Can, above-mentioned interruptable controller easily avoid competition when using identical event signal with the event link controller.
As another concrete embodiment, whether effectively above-mentioned interruptable controller and event link controller have to preserve and are used to determine the event signal the imported event enable register of information.As one in above-mentioned a plurality of circuit modules; Timer with the action can counted, comparison match action and input capture action; Above-mentioned event link controller can have been exported dynamic control signal according to above-mentioned incident control information; This plays any one action starting that dynamic control signal is used for making above-mentioned counting action, comparison match action and input capture action; Above-mentioned timer can respond the overflowing or the generation of underflow, the generation of comparison match or the generation of input capture of causing by above-mentioned counting action, and produces corresponding event signal.Can be timer be adopted special structure, with above-mentioned interruptable controller corresponding to the event link controller.
As another concrete embodiment; As one in the foregoing circuit module; Comprise that having a plurality of is the A/D converter of the A/D ALT-CH alternate channel of digital signal with analog signal conversion; Above-mentioned event link controller can according to above-mentioned incident control information output be used for making above-mentioned a plurality of A/D ALT-CH alternate channels any starting play dynamic control signal, above-mentioned A/D converter can respond the completion of A/D conversion and produce corresponding event signal.Can be A/D converter be adopted special structure, with above-mentioned interruptable controller corresponding to the event link controller.
As another concrete embodiment; As the foregoing circuit module; Comprise having a plurality ofly converting digital signal the D/A converter of the D/A ALT-CH alternate channel of simulating signal into, above-mentioned event link controller can according to above-mentioned incident control information output be used for making above-mentioned a plurality of D/A ALT-CH alternate channels any starting play dynamic control signal.Can be D/A converter be adopted special structure, with above-mentioned interruptable controller corresponding to the event link controller.
" from the incident input of outside " is as another concrete embodiment; As one in the foregoing circuit module; Have a plurality of external interface ends, the said external interface end can respond the input state of the external signal that is input to the predetermined external terminal from the outside of data processor and produce corresponding event signal.Thus, can also be from the outside incoming event signal of data processor.
" to outside incident output " as another concrete embodiment, above-mentioned event link controller can be used to make the dynamic control signal that outputs to the outside of data processor from the event signal of foregoing circuit module output from the predetermined external terminal to above-mentioned external interface end output according to above-mentioned incident control information.The event signal that can produce in inside thus, outputs to the outside of data processor.
" based on the port input of event synchronization " is as another concrete embodiment; As of foregoing circuit module; The external interface end that has on the outside terminal that is connected data processor and can carry out the input and output action; The said external interface end has the interface register that is used to store input/output information; Above-mentioned event link controller can be accordinged to above-mentioned incident control information, is used to make the information of above-mentioned interface register to output to the dynamic control signal of the outside of data processor from outside terminal to the output of above-mentioned external interface end.Thus, can be synchronized with externally interface end port input action just of event signal.
" based on the port output of event synchronization " is as another concrete embodiment; Above-mentioned event link controller can be accordinged to above-mentioned incident control information, is used to make the information that offers outside terminal from the outside of data processor to be input to the dynamic control signal of above-mentioned interface register to above-mentioned external interface end output.Thus, can be synchronized with externally interface end port output action just of event signal.
" incident produces and moves the related of starting " is as another concrete embodiment; Above-mentioned event link controller is accepted to be used to make other circuit modules to carry out the dynamic control signal that rises of predetermined work from first event signal of a circuit module and output, and accepts to be used to make other circuit module to carry out the dynamic control signal that rises of predetermined work from second event signal and the output of above-mentioned other circuit modules.Incident is produced to be associated with the starting of circuit module.
As an example; Above-mentioned event link controller is accepted to export the first dynamic control signal that is used to make the extremely other circuit module of data transmission from first event signal of a circuit module to other circuit module, accomplishes second event signal of data transmission completion and is used to make above-mentioned data to output to second dynamic control signal of outside to other circuit module output from above-mentioned other circuit module acceptance responses.
" position circulation output " is as the object lesson of this mode; One in the foregoing circuit module is timer; Above-mentioned other circuit modules are data transfer control circuits; Above-mentioned other circuit module is the external interface end, and above-mentioned first event signal is the overtime of response timer and the signal that produces, and above-mentioned second event signal is that the response data transmission is accomplished and the signal that produces.Through using this object lesson, can realize exporting side by side based on the periodicity of position round-robin data.For example; Above-mentioned event link controller carries out the output of above-mentioned the first dynamic control signal and the output of above-mentioned second dynamic control signal successively repeatedly; Above-mentioned data transfer control circuit switches the connection object data successively whenever the output that repeats above-mentioned the first dynamic control signal just circulates, and the said external interface end will be switched variation whenever the output that repeats above-mentioned second dynamic control signal with regard to changing the position, position successively parallel data outputs to the outside.Position circulation output like this can be applicable to a plurality of scan enable signals that key scanning is used etc.
As another example; One in the foregoing circuit module is the outer input interface circuit; Above-mentioned other circuit modules are data transfer control circuits; Above-mentioned other circuit module is outside output interface circuit, and above-mentioned first event signal is completion and the signal that produces of response input action, and above-mentioned second event signal is the completion of response data transmission and the signal that produces.Can and start the related of action according to this incident generation; Realize easily the numerical data after the conversion being outputed to the association of the action of outside display device or control device from the so outside output interface circuit of COM1 with the such measurement results such as outer input interface inversion temperature of A/D converter.
(2) based on the data processor of another consideration aspect, comprising: be used for exectorial central processing unit; By a plurality of circuit modules that above-mentioned central processing unit utilized; Interruptable controller, the event signal that response is produced carries out interrupt request to above-mentioned central processing unit; And event link controller; The event signal that its response is produced; To the dynamic control signal that rises of above-mentioned circuit module output services, above-mentioned event link controller produces above-mentioned dynamic control signal according to being defined as corresponding between the above-mentioned event signal that can in memory circuit, rewrite and the dynamic control signal.
As a concrete mode, above-mentioned memory circuit is can be by the register of above-mentioned central processing unit access, and the power-on reset through data processor carries out initial setting.
(3) based on the data processor of another consideration aspect; Comprise first internal circuit, second internal circuit and the 3rd internal circuit that are used for exectorial central processing unit, accept the control of above-mentioned central processing unit; Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal, above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of above-mentioned the 3rd internal circuit.Owing to have an event link controller, each the processing that therefore can walk abreast and respond a plurality of incidents.To the response that incident produces, it is at a high speed that the event link controller is compared with interruptable controller.This be since need not carry out the register set in the central processing unit preservation, return the cause of processing.And then, the burden of CPU in the time of can alleviating the response events generation.
As a concrete mode, above-mentioned event link controller has can preserve the memory circuit that has defined the incident control information that play dynamic control signal corresponding with above-mentioned event signal with rewriteeing.Can set the processing sequence of having used the incident link controller able to programmely.
As another concrete mode, above-mentioned event link controller is exported the rise dynamic control signal corresponding with this event signal with reference to being stored in the incident control information in the memory circuit when being provided event signal.The event link processor can be through controlling the generation of needed dynamic control signal with reference to the such simple process of memory circuit.
(4) control system of representational embodiment of the present invention; Comprise sensor, accept the output of the sensor and carry out the data processor of data processing and based on the output of above-mentioned data processor and the Be Controlled circuit that is controlled that moves; Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit; Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal; Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit; Above-mentioned the 3rd internal circuit comprises timer, A/D converter, RAM, data transfer control circuit and external interface circuit; Above-mentioned timer is exported first event signal and second event signal with different time intervals respectively; Above-mentioned A/D converter is exported the 3rd event signal when A/D converts; Above-mentioned data transfer control circuit is exported the 4th event signal when data transmission is accomplished; Above-mentioned event link controller responds the output of first event signal and is used to make A/D converter the output signal from the sensor to be carried out the dynamic control signal that rises of A/D conversion; Responding above-mentioned the 3rd event signal output is used to make data transfer control circuit the transformation result of A/D converter to be transferred to the dynamic control signal that rises of RAM; Respond the 4th event signal is used for CPU is indicated the generation and the storage of this control data on RAM of a dynamic control signal from the control data that has used the transformation result data on the RAM to interruptable controller output; And output be used to make data transfer control circuit on external interface circuit transmission RAM control data and make the dynamic control signal that rises of control data that external interface circuit comes to Be Controlled circuit output transmission, respond above-mentioned second event signal output be used to make data transfer control circuit on external interface circuit transmission RAM control data and make the dynamic control signal that rises of transformation result data that external interface circuit comes to Be Controlled circuit output transmission.
Through using interruptable controller and event link controller together; Can be at the detection signal of obtaining from sensor; Generate control data based on this; The burden of CPU when realizing the high speed of the response that the parallelization of the processing of a plurality of incidents of response, the incident that is directed against produce and alleviating response events producing is provided in the processing of the control data that is generated.Therefore, the data-handling efficiency of entire system is improved.
As a concrete mode, above-mentioned Be Controlled circuit is with the display device and the controller that use above-mentioned transformation result data of above-mentioned first control data as video data.
As mode more specifically, first control data is the temperature video data, and the transformation result data are to measure temperature data.
As mode more specifically; The said temperature sensor is the temperature sensor of indoor apparatus of air conditioner and the temperature sensor of heat exchanger; The temperature video data is the temperature video data of room temperature, and above-mentioned measurement temperature data is provided for the controller of the driving data that is used to generate air-conditioner outdoor unit.
(5) based on the control system of another consideration aspect; Comprise sensor, accept the output of the sensor and carry out the data processor of data processing and based on the output of above-mentioned data processor and the Be Controlled circuit that is controlled that moves; Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit; Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal; Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit; Above-mentioned the 3rd internal circuit comprises timer, A/D converter, RAM, data transfer control circuit and external interface circuit; Above-mentioned timer is exported first event signal and second event signal with different time intervals respectively; The said external interface circuit is exported the 3rd event signal when accomplishing from the data input of outside; Above-mentioned data transfer control circuit is exported the 4th event signal when data transmission is accomplished; Above-mentioned event link controller responds the 3rd event signal and is used to make data transfer control circuit will be input to the dynamic control signal of data storage on RAM of external interface circuit from sensor to the output of event link controller; Generation and this first control data that responds the 4th event signal and be used to indicate first control data that has used the data on the RAM to interruptable controller output to the transmission of external interface circuit and generation and this second control data of second control data that be used to indicate the count value of having utilized timer to the dynamic control signal that rises of the storage of RAM; Respond first event signal output and be used to make data transfer control circuit with second control data transmission to the external interface circuit on the RAM and make second control data export the dynamic control signal that rises of Be Controlled circuit to, respond the output of second event signal and be used to make first control data that is transferred to external interface circuit to output to the dynamic control signal that rises of Be Controlled circuit.
Through using interruptable controller and event link controller together; Can be at the detection signal of obtaining from sensor; Generate control data based on this; The burden of CPU when realizing the high speed of the response that the parallelization of the processing of a plurality of incidents of response, the incident that is directed against produce and alleviating response events producing is provided in the processing of the control data that is generated.Therefore, the data-handling efficiency of entire system is improved.
As a concrete mode, above-mentioned Be Controlled circuit is as the display device of video data with the driving circuit of above-mentioned second control data as driving data with above-mentioned first control data.
As mode more specifically, above-mentioned data are anglec of rotation data of motor, and above-mentioned first control data is the cumulative time data, and above-mentioned second control data is the motor-driven data.
(6) based on the control system of other consideration aspects; Comprise key input apparatus, accept the output of above-mentioned key input apparatus and carry out the data processor of data processing and based on the output of above-mentioned data processor and the Be Controlled circuit that is controlled that moves; Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit; Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal; Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit; Above-mentioned the 3rd internal circuit comprises timer, A/D converter, RAM, data transfer control circuit and external interface circuit; Above-mentioned timer is exported first event signal at interval with preset time; The said external interface circuit is exported second event signal when accomplishing from the data input of outside; Above-mentioned data transfer control circuit is exported the 3rd event signal when data transmission is accomplished; Above-mentioned event link controller respond first event signal and export be used to make data transfer control circuit with the key scanning data transmission to external interface circuit and make external interface circuit will transmit the dynamic control signal that rises that the key scanning data of coming output to key input apparatus; Respond second event signal and export and be used to make data transfer control circuit that the key input data of external interface circuit is transferred to the dynamic control signal that rises of RAM, respond the 3rd event signal and export the key input data that is used to make CPU use RAM and judge the input data and make the said external interface circuit result of determination outputed to the dynamic control signal that rises of Be Controlled circuit.
Thus, through adopting interruptable controller and event link controller together, the data-handling efficiency of key input control is improved.
2. the detailed content of embodiment
Further record and narrate embodiment in detail.Below, specify the best mode that is used for embodiment of the present invention based on accompanying drawing.At the whole accompanying drawing that is used for explaining the best mode that carries out an invention,, omit its repeat specification to having the identical Reference numeral of member mark of identical function.
Among Fig. 1 illustration the microcomputer of the present invention's one example.Microcomputer (MCU) 1 has and is used for exectorial central processing unit (CPU) 2, Data Transmission Control Unit (DTC, data transfer control circuit) 3, RAM4, flash memory (FLASH) 5 and event link controller (ELC) 6.Though not special the qualification, these circuit are connected on the internal bus (IBUS) 7 jointly, and internal bus 7 is connected on the peripheral bus (PBUS) 11 through bus state controller (BSC) 10.Be connected with interruptable controller (INTC) 13 on the peripheral bus 11, be used for analog signal conversion be digital signal A/D converter (A/D) 14, be used for digital signal is converted into D/A converter (D/A) 15, serial communication interface circuit (SCI) 16, timer (TMR) 17, IO port (PRT0～PRT5) 18～23 and other circuit (MDL) 24 of simulating signal.The outside that can make the analog input of simulation output, the D/A converter 15 of A/D converter 14 receive microcomputer 1 via IO port 18～23.System controller (SYSC) 25 input reset signal RES or mode signal MD confirm the mode of operation of microcomputer.RAM4 has program, the data that can preserve CPU2 in the perform region, FLASH5 of CPU2 with rewriteeing.
Though not special the qualification, Data Transmission Control Unit 3, A/D converter 14, D/A converter 15, serial communication interface circuit 16, timer 17, IO port 22～23 and other circuit 24 and its duty or internal state etc. are outgoing event signal EVT correspondingly.Event signal EVT is fed into interruptable controller 13 along a direction.In the drawings, omitted the diagram of its feed path.Interruptable controller 13 can be judged interrupt priority level or the interrupt mask level that is directed against the event signal EVT that is imported, and sends interrupt request singal IRQ and makes central processing unit 2 carry out the Interrupt Process of response events.Event signal EVT is fed into event link controller 6 along other direction.Event link controller 6 will define event signal EVT and play that corresponding incident control information ECI is kept at register 30 between the dynamic control signal STR; When supplying with event signal EVT, then event link controller 6 is according to incident control information ECI output the dynamic control signal STR corresponding with its event signal EVT.Generation place of event signal EVT can be same circuit module with the supply target that plays dynamic control signal STR, also can be the different circuits module, and its correspondence is defined by above-mentioned incident control information ECI.Though not special restriction, interruptable controller 13 can be corresponding to its duty and to event link controller 6 outgoing event signal EVT.For the ease of explanation, outgoing event signal EVT or the circuit of having imported dynamic control signal STR are referred to as circuit module.
Above-mentioned flash memory 5 has the memory area 31 that can keep above-mentioned incident control information ECI with rewriteeing, imports above-mentioned incident control information ECI at the register 30 of above-mentioned event link controller 6 from above-mentioned memory area 31.For example the reset abnormality processing of CPU2 through by power-on reset the time is transferred to register 30 with incident control information ECI from memory area 31, thereby carries out initial setting.Thereafter, CPU2 can rewrite incident control information ECI.Because memory area 31 can rewrite, therefore can constitute and set needed incident control information ECI easily according to the system of Digital Pressure Meter 1.
The incident that above-mentioned interruptable controller 13 has maintenance information ENBI plays dynamic register file 32; This information ENBI is used to confirm whether the event signal of being imported is effective; The incident that event link controller 6 has maintenance information ENBE plays dynamic register file 33, and this information ENBE is used to confirm whether the event signal of being imported is effective.These two registers 32,33 are initialised in reset processing, but not special restriction, in special permission pattern etc., can set change by CPU2 thereafter.Thus, can select that a ground produces the interrupt control of being undertaken by interruptable controller 13 or the starting control of the circuit module that undertaken by event link controller 6 according to an event signal EVT, perhaps, the control of the generation this two that can walk abreast.Certainly, can avoid the starting control of interrupt control of under same event signal, being undertaken by interruptable controller 13 and the circuit module that is undertaken by event link controller 6 to compete, this is self-evident.
The starting control of interrupt control that Fig. 2 schematically representes to be undertaken by interruptable controller 13 and the circuit module that undertaken by event link controller 6.Because of produce from circuit module (17,14 ... 24) event signal EVT interrupts to the CPU2 request from interruptable controller 13, makes CPU carry out corresponding interrupt handling routine, thereby, use circuit module to realize the processing of this event signal of response EVT.The CPU2 that carries out interrupt handling routine PGMi sets up its dynamic register file to the circuit module that will carry out work and starts this circuit module.On the other hand, because of producing event signal EVT, utilize dynamic control signal STR and the work of the circuit module of this event signal of across-the-line starting response EVT, thereby realize responding the processing of this event signal EVT from event link controller 6 from circuit module.The circuit module of having accepted dynamic control signal STR is for example set up it and is played dynamic register file and started through played dynamic control signal STR by this.Start the processing that response events produces through handling by event link controller 6; Can realize the high speed to the response of incident generation, the burden of the CPU when alleviating the response events generation, and the parallel easily processing that responds a plurality of incidents respectively.If alleviated the burden that CPU is used for response events, then can the surplus that therefore CPU obtains be assigned to other data processing, the result can improve the data-handling efficiency of entire system.
Fig. 3 representes the object lesson by the groundwork of the circuit module that plays the dynamic control signal appointment.The main example of the event signal of Fig. 4 indication circuit module output.
A/D converter 14 begins A/D conversion, exportable event signal when A/D converts through the dynamic control signal that rises of input expression conversion beginning.D/A converter 15 begins the D/A conversion through the dynamic control signal that rises of input expression conversion beginning.
Dynamic control signal begins to send with outside data SCI16, reception work through rising of beginning of input service, and output accomplishes, finishes receiving, sends corresponding to sending that data empty, receive that data expire, the event signal of error of transmission etc.
Set to utilize to outside terminal and carried out playing dynamic control signal and carrying out setting value of signal output action to the data output action of outside terminal output or with the incident of inside incident output action to outside terminal output as the IO port (ORT_OUT) of the action of output port 22,23.Set the data input action that carries out the variation of outside terminal is write as the incident input action of incident input, with the variation of outside terminal register as the IO port (ORT_IN) 22,23 of the action of input port.When IO port 22,23 had been set as the action of input port, the response external event data was moved and the generation event signal.
The DTC3 response transmission plays dynamic control signal and begins data transmission from the transmitting control data of RAM reading pointer structure.When having accomplished data transmission, the event signal that the output transmission is accomplished.Transmitting control data is CPU2 is stored in RAM in advance by each data transmission channel a presumptive area.The start address of the storage area of the transmitting control data of each transmission channel be CPU2 in advance initial setting in the inner DTC controller register of DTC.
Fig. 5 illustration outgoing event signal and the linking relationship that plays dynamic control signal.Longitudinally enumerate the circuit module of outgoing event signal EVT, along laterally enumerating the circuit module of having imported dynamic control signal (start event) STR.Illustrate watchdog timer (WDT), clock among Fig. 5 with the example of timer (RTC) as other circuit (MDL) 24.For example; The input service of response input port (PORT_IN) and when beginning the A/D conversion work of A/D converter 14, a dynamic control signal STR who makes foregone conclusion spare signal EVT that input port (PORT_IN) produces and A/D converter be used to begin conversion work links (L1).The conversion work that responds A/D converter 14 is accomplished and when making output port (PRT_OUT) beginning output services, makes the event signal of output when the conversion work of A/D converter 14 is accomplished and a dynamic control signal STR to output port (PRT_OUT) indication output services link (L2).As long as stipulate needed event signal EVT and link (also only being expressed as event link) of playing dynamic control signal STR by incident control information ECI.As shown in Figure 5, can be arbitrarily by the form of the link of incident control information ECI regulation, when the data processing content of carrying out at microcomputer 1 changes, can replace incident control information ECI and tackle processing.Therefore, even when the circuit module that microcomputer comprised has produced change,, can carry out the control of event link by combination in any through changing the information that incident control information ECI forms link.
The control information of Fig. 6 illustration outgoing event is to the control method of event link.At this, be example with situation with timer 17 and IO port that is set at input port (PRT_IN) 22 and A/D converter 14 event links.The expression of the value " 1 " of incident control information ECI makes the conversion of overflowing event signal EVT_OF and A/D converter of timer 17 play dynamic control signal STR_AD and links; The comparison match event signal EVT_CM that the expression of the value " 2 " of incident control information ECI makes timer 17 plays dynamic control signal STR_AD with the conversion of A/D converter and link, and the value " 3 " of incident control information ECI representes that the conversion corresponding to the outside incoming event signal EVT_EI of the input variation of outside terminal Pi and A/D converter plays dynamic control signal STR_AD and links.A/D converter is accepted to have changed dynamic control signal STR_AD and is carried out analog signal conversion is become the conversion process of digital signal.According to register 30 have 1,2,3 in which value as incident control information ECI, cause selector switch 35 is realized the event link corresponding to its value.If ECI=1,3, then to overflow event signal EVT_OF or produce under any situation of outside incoming event signal EVT_EI in generation, the conversion of all exporting A/D converter plays dynamic control signal STR_AD.Utilize the structure of above-mentioned selector switch and register etc.; Can be corresponding to the output of the event signal of a plurality of circuit modules; Make any circuit module event link; Even under the situation of a plurality of circuit module concurrent workings, also can respond the event signal that produces separately, and make any circuit module starting.
Another structure of Fig. 7 illustration event link controller 6.Event link controller 6 has traffic pilot (module selects circuit, link to select circuit, MPX) 36 and Action Selection circuit (OPRSL) 37.It is incoming event signal EVT that circuit 36 is selected in link, confirms the circuit that this signal and which circuit module are linked.Action Selection circuit 37 is under the situation of the starting reason that has a plurality of circuit modules of having confirmed link, confirms to start the circuit of reason because of which is linked in, and it exports one or more dynamic control signal STR.Select the selection action of circuit 36 to use the value that connects set-up register (MDLREG) 38 in module, in the value of the selection action use work set-up register (OPRREG) 39 of Action Selection circuit 37.CPU2 carries out the setting to register 38,39 in advance.
Fig. 8 illustration is as the structure that is connected the part on A/D converter 14 and the timer 17 of the more specifically structure of event link controller 6.
MDL0～MDLi indication circuit module, EVT0～EVTi presentation of events signal.Illustration is corresponding to the interrupt flag INT0 and interruption starting mark ENBI0 of an interruption source EVT0 in the interruptable controller 13.Interrupting starting mark ENBI0 is 1 that incident plays dynamic register file 32.For other interruption sources also is same spline structure.INTLOG is a logical circuit of accepting control according to the interruption that interrupt priority level or interrupt mask level are carried out response events.
Event link controller 6 has traffic pilot (MPX) 36a, 36b select circuit 36 as above-mentioned connection a example.Traffic pilot 36a, 36b incoming event signal EVT0～EVTi select a signal from this incoming event signal according to the value that connects set-up register (MDLREG) 38a, 38b.Accept the Action Selection circuit 37 of selected signal and according to a dynamic control signal STRa of the value generation A/D change-over circuit 14 of action set-up register 39, and generate a dynamic control signal STRb_1, the STRb_2 of timer 17.A dynamic control signal STRa of A/D change-over circuit 14 sets up the A/D conversion starting mark ADS of dynamic register file.Thus, beginning A/D conversion work.A dynamic control signal STRb_1 of timer 17, STRb_2 are fed into demultiplexer (DMPX) 40.In demultiplexer 40, the dynamic control signal STRb_2 that rises of timer 17 indicates the starting that above-mentioned signal STRb_1 distributes to arbitrary work in counting beginning, event count or the event capturing according to its value.When having selected the counting beginning, set up the counting beginning label CUNTS that plays dynamic register file of timer.When having selected event count, produce event count commencing signal ECUNT.When having selected event capturing, produce event capturing commencing signal ICAP.TMLOG is a clock logic of counting timework such as action, comparison match and event capturing.Incident plays dynamic register file 33 and utilizes its value to keep selecting to make the invalid information ENBE of output of traffic pilot 36a, 36b.
Fig. 9 illustration is as the structure that is linked at the part on the IO port 22 of the more specifically structure of event link controller 6.
In input/output control circuit 41, a dynamic control signal STRc_1 of IO port 22, STRc_2 are fed into demultiplexer (not shown).In demultiplexer, play the starting indication that dynamic control signal STRc_2 distributes to above-mentioned signal STRc_1 according to its value arbitrary action in data input, data output, external event input, the outside output of incident.When indication starting data input action, shown in figure 10, the data of the outside terminal P1～P8 the when event signal of correspondence is produced are taken into port data buffer register 44.When indication starting data output action, shown in figure 11, with data internal transmission to the port data register 43 that is stored in port data buffer register 44 in advance, from outside terminal P1～P8 output.This output is regularly synchronous with the generation of corresponding event signal.When indication start event input action, designated at control register 45, by the outside terminal input signal of position, when its input state became predetermined state, the module that event signal EVTm is outputed to traffic pilot 36c representative was selected in the circuit 36.Thus, can import outside incident.When the outside output action of indication start event, therewith synchronously from pre-determined bit to the outside terminal output data.The input and output action form of data is not limited to above-mentioned; Shown in figure 12; Also can be; Position B1～the B8 (1～P8 is corresponding with terminals P) that makes inputoutput buffer 42 according to the setting of control register 45 is (GR1, GR2) in groups, the generation of response events and with the fixed data or the special pattern data of group unit output logic value " 1 " or " 0 ", it is triggered export.Generation that can certainly response events and from the fixed signal of specific single position output predetermined logic values " 1 " or " 0 ".Also can as group GR3, GR4, carry out outside input and output action with group unit response different events signal.
Expression selects an example of circuit 36 to describe with traffic pilot 36a, 36b as the foregoing circuit module in Fig. 8; Expression selects an example of circuit 36 to describe with traffic pilot 36c as the foregoing circuit module in Fig. 9; But be not limited to above-mentioned, also can be for example with the logic product result of a plurality of incoming event signals etc. as the formation condition that plays dynamic control signal or use trigger etc. that the generation of a plurality of incidents has been added on the formation condition of dynamic control signal in proper order.
Figure 13 presentation of events produces and the related object lesson that starts to work.At this, CPU2 is carried out the 1st program use the situation of the particular procedure of circuit module MDL1～MDL3 to describe.When CPU2 begins to carry out the 1st program, at first, circuit module MDL1～MDL3 carried out necessary initial setting after, indication is started working to circuit module MDL1.When circuit module MDL1 accomplishes predetermined work, produce event signal EVT_A.The event link controller 6 of accepting this signal will play dynamic control signal STR_A according to incident control information ECI and offer circuit module MDL2 and this circuit module MDL2 is started working.When circuit module MDL2 accomplishes predetermined work, produce event signal EVT_B.The event link controller 6 of accepting this signal will play dynamic control signal STR_B according to incident control information ECI and offer circuit module MDL3 and start working.Circuit module MDL3 produces event signal EVT_C when accomplishing predetermined work.The interruptable controller 13 of accepting this signal is to CPU2 output look-at-me IRQ, and branch has used the processing of another second program of the working result of circuit module 3.
So, owing to can and play the association between the dynamic control signal, therefore, can control work according to the order of sequence by a plurality of circuit module MDL1～MDL3 of this association regulation according to incident control information ECI regulation event signal.This is such as situation of Interrupt Process, does not follow based on the preservation of CPU2 or returns processing, also need not adopt the such control of priority control to the interrupt request of competing.Shown in the comparative example of Figure 14, under situation about respectively event signal EVT_A～EVT_C being tackled with Interrupt Process, need or return processing based on the preservation of CPU2.Before interruptable controller 13 is accepted to interrupt; Must carry out the such control of priority control to the interrupt request of competing; Learn that with Figure 15 contrast (T1) compares with event link, to Interrupt Process shift (T2) need the more time of cost (T1＜＜T2).Therefore, under the situation of the event link of using Figure 13, the high speed and the burden that alleviates CPU2 of data processing can be realized, the data-handling efficiency of microcomputer 1 can be integrally improved.
Figure 16 representes the example of the position rotation output of IO port.Through the control of CPU2, timer 17 is used for carrying out the initial setting of timer work repeatedly before up to sending to stop to indicate, and carries out being used for the output pattern data of position rotation output and the transmission controlled condition of these data at the RAM initial setting.When the CPU2 indication picks up counting device work, timer 17 is outgoing event signal EVT_A when each the time-out.Event link controller 6 response events signal EVT_A provide dynamic control signal STR_A and have indicated its starting transmission data to DTC3.DTC3 is transferred to IO port 22 with original date from RAM4 according to the data transmission conditions of RAM4.When accomplishing, transmission produces event signal EVT_B.The event link controller 6 response events signal EVT_B provide dynamic control signal STR_B to IO port (PRT4) 22, makes this IO port (PRT4) 22 to these data of the parallel output in outside.Carry out the above-mentioned work that timer 17 carries out repeatedly when each counting is accomplished, in each time-count cycle, export parallel data from PRT22.In each is worked repeatedly, switch in order periodically that DTC3 carries out from the data transmission of RAM4 to PRT22.For example, shown in the sequential chart of Figure 17, when the parallel output data D1～D4 of 4 of outputs, produce the time-count cycle of event signal EVT_A at each, the position, position of logical value " 1 " moves to 1 next bit, circulates successively to most significant digit from lowest order.Transmission data from the RAM4 transmission are stored in the port data buffer register (PDBR) 44; The generation of response events signal EVT_A, the data of port data buffer register (PDBR) 44 are transferred to the inside of port data register (PDR) 43 and export from outside terminal P1～P4.The position that can access as Figure 17 is illustrative thus, rotates output waveform.Position rotation output can be suitable for a plurality of scanning initiating signals of being used for key scanning etc.DTC3 is not limited to transmit according to the Data Transmission Controlling condition of RAM4 the structure of data, also can have a plurality of registers that are used to preserve the Data Transmission Controlling condition, and can impose a condition according to it and carry out data transmission.
Figure 18 representes to be applicable to the suitable example of following work, promptly measures peripheral (outside) temperature and its result is sent to operation of peripheral devices in each constant cycle.The terminal voltage of thermistor 50 is input to A/D converter, its transformation result is outputed to peripherals (EXDVC) 51 from SCI16.Work period is used the 1st timing channel TCHN1 of timer 17.Figure 18 is corresponding with the microcomputer 1 of Fig. 1, but has simplified bus connection etc. and illustrate.Control through CPU2 is set the initial setting that is used for carrying out at the fixed time timing working to timer 17, and to the RAM4 initial setting data necessary transmission controlled condition.When from CPU2 indication beginning timing working, timer 17 uses timer passage TCHN1, outgoing event signal EVT_A when each interrupts.Event link controller 6 response events signal EVT_A and dynamic control signal STR_A is provided to A/D14, and convert the terminal voltage of thermistor 50 into numerical data, after converting, outgoing event signal EVT_B.Event link controller 6 response events signal EVT_B and dynamic control signal STR_B is provided to DTC3.DTC3 is transferred to the data output register of SCI16 according to the Data Transmission Controlling condition of RAM4 with the translation data of A/D14, after the completion, and outgoing event signal EVT_C.6 couples of SCI16 of event link controller provide and have transmitted dynamic control signal STR_C, with data equipment 51 outputs to the periphery of data output register.After the transmission, interrupt from the SCI16 request, thereby set above-mentioned timer work once more, carry out above-mentioned work repeatedly.Shown in figure 19, carry out this work at each timing cycle, thus, peripherals 51 can obtain the temperature measuring data that thermistor 50 records at each timing cycle (CYCL).Through stopping that by CPU2 this work is accomplished in the timer work of timer passage TCHN1.Figure 20 representes based on the above-mentioned measurement of event link and the control flow of communication work.Control flow when Figure 21 representes all to carry out this control with Interrupt Process as comparative example.With above-mentioned same, if use event link, then to compare with interrupt mode, the software processes time at CPU place is shorter, and is also less to the burden of CPU2.During being controlled by the event link controller, CPU2 can carry out other software processes, thereby can effectively utilize hardware resource.
Suitable example when Figure 22 representes that the measured value with input voltage is applied to the dynamic bright lamp of 3 figure places.TB1～TB3 is respectively 8 a three-state buffer, and DD1～DD3 is respectively the display device that shows 1 bit digital with 7 joints.Common 8 outputs with PRT22 of the data input pin of three-state buffer TB1～TB3 link, and the lead-out terminal that the control terminal of three-state buffer TB1～TB3 is distinguished individually with PRT23 links.In this work, port PRTA22, PRT23 initial setting are used for the static output mode that is locked data with static output port data register PDR by CPU2.To RAM4 initial setting data necessary transmission controlled condition with from the control data of PRT23 output.When from CPU2 indication beginning timing working, outgoing event signal EVT_A when timer 17 becomes interruption at timing channel TCHN1.Event link controller 6 response events signal EVT_A and dynamic control signal STR_A is provided to A/D14, and convert input voltage vin into numerical data, after converting, outgoing event signal EVT_B.Interruptable controller 13 response events signal EVT_B are to CPU2 output look-at-me IRQ.CPU2 responds its interruption source, generates 3 row video data VH, VM, the VL that representes the input voltage vin value based on A/D transformation result data, and this video data is stored in the regulation zone of RAM4.For example be 500msec the time-count cycle of timing channel TCHN1.Outgoing event signal EVT_C when timer 17 becomes interruption at counting channel TCHN2.Event link controller 6 response events signal EVT_C and dynamic control signal STR_C is provided to DTC3.DTC3 will be stored in the port data register of the display data transmissions in RAM4 regulation zone to PRT22 according to the Data Transmission Controlling condition of RAM4, with the buffered data register of ternary control data transmission to PRT23.In the timer period of each timing channel TCHN2, carry out this work repeatedly, but each video data that transmits and ternary control data are different on each figure place showing.For example shown in figure 23; During the output control data of terminals P 20 is low level; The video data VH that shows the most significant digit number, during the output control data of terminals P 21 is low level, the video data VM of figure place in the middle of showing; During the output control data of terminals P 22 is low level, show the video data VL of lowest order digit.
Figure 24 representes the control flow based on the above-mentioned measurement of event link and demonstration work.Control flow when Figure 25 representes all to carry out this control with Interrupt Process as comparative example.With above-mentioned same, if use event link, then to compare with interrupt mode, the processing time is shorter, and is also less to the burden of CPU2.
The setting workflow of Figure 26 presentation of events control information ECI.Incident control information ECI responds power-on reset and carries out initial setting by CPU2.In setting work, can not carry out event link work., through the control of CPU2, can stop event link work, set incident control information ECI once more thereafter.If otherwise carry out event link work, be set at and forbid level as long as the starting mark ENBE of register 33 is resetted, is about to it.
Figure 27 has represented to use the control system of microcomputer 1 to be aircondition.Aircondition is roughly divided into and is disposed at indoor 108 indoor set (INUNT) 100 and is disposed at outdoor off-premises station (OUTNT) 110, and indoor set 100 is connected with serial communication cable (SCICBL) 120 through refrigerant cycle pipe (CRCLPIP) 121 with off-premises station 110.
Off-premises station 110 has control panel 111, compressor 114, heat interchanger 113 and sending out the hot fan 112, on control panel 111, is equipped with as the microcomputer 1A of controller and impact damper or driver and the power circuit etc. that are used for this microcomputer is connected in external device (ED).Can adopt above-mentioned microcomputer 1 to microcomputer 1A.
Between off-premises station 110 and indoor set 100, the refrigerant gas utilization pipe 121 that heat exchange is used and circulating between microcomputer 1 and 1A, uses serial cable 120 to communicate.
The summary of indoor temperature control below is described.Carry out the temperature setting operation of indoor set 100 with telepilot, its operation information is imported into microcomputer 1.Microcomputer 1 is controlled as follows: through being installed on temperature sensor 103,104 and the temperature of 108 temperature and heat interchanger 101 in the measuring chamber on the indoor set 100, and be shown in the temperature indicator 105 of indoor set 100.Microcomputer 1 will send to the microcomputer 1A of off-premises station 110 based on set temperature value, indoor temperature value and the heat exchange temperature value that telepilot is set through serial cable 120.The microcomputer 1A of off-premises station 110 is based on receiving the compressor 114 and the fan 112 that is used for heat extraction that Data Control is used for compression refrigerant gas, thereby comes in the pulpit 108 room temperature through heat interchanger 113.
Figure 28 is the center with microcomputer 1, representes the details of its control system.Serial communication interface circuit 16 illustrates communication port that telepilot receives usefulness communicate by letter with off-premises station communication port (SCI_1, SCI_2) 16_1, the 16_2 of usefulness respectively.A/D14 has the A/D ALT-CH alternate channel that A/D ALT-CH alternate channel that temperature sensor uses and heat exchange temperature sensor are used respectively, and microcomputer 1 also has event link controller 6 except interruptable controller 13.Incident control information (ECI) 30_1 shown in Figure 28 has defined the event signal that is used for air-conditioner temperature control and has played the information that concerns between the dynamic control signal, for example in the power-on reset processing by initial setting.
Figure 29 representes according to temperature controlled control sequence in the air conditioning chamber of incident control information 30_1.According to the initial setting of CPU2, timer 17 produces event signal EVT_1 with the interval of 500 milliseconds (msec), with the interval generation event signal EVT_2 of 3msec.
The control of the indoor temperature of air-conditioning is roughly divided into processing that Interrupt Process with CPU2 is the center and is the processing at center with the event link of ELC6.
When EVT_1 was input to ELC6, A/D14 carried out A/D conversion (S1) based on initiating signal STR_1 to the output signal from the sensor 103,104, after converting, and A/D14 outgoing event signal EVT_3 (S2).When event signal EVT_3 was input to ELC6, the transformation result after DTC3 changes A/D14 based on initiating signal STR_3 was transferred to RAM4, after converting, and outgoing event signal EVT_4 (S3).
When EVT_4 was input to ELC6, based on initiating signal STR_4, INTC13 was asked to interrupt.INTC13 responds its interruption and to CPU2 look-at-me IRQ is provided, and beginning is based on the Interrupt Process of corresponding reason.In the Interrupt Process in this case, generate temperature video data etc., the temperature video data and the transformation result data that generate together are stored in RAM (S4) based on translation data.The transformation result data that are stored in RAM are sent to (S5) in the outdoor microcomputer through SCI_2.When this Interrupt Process was accomplished, CPU returned to the state before this interruption generating.Also can when having accomplished the processing of step S4, recover from Interrupt Process.In this case, as long as the processing of step S5 is response produces other to ELC6 a event signal.Promptly; For example as long as so following; CPU2 is disconnected therein handle at last to ELC6 outgoing event signal EVT_5, utilize the initiating signal STR_5 of response therewith, DTC3 transmits the transformation result data to SCI_2; Synchronously event signal EVT_6 is outputed to ELC6 with this transmission completion, that utilizes response therewith plays dynamic control signal STR_6 from SCI_2 output transformation result data.
On the other hand; When to ELC6 input EVT_2; Through initiating signal STR_2, DTC3 is sent to the PDBR of port (PRT1) 19 with the temperature video data on the RAM, accomplishes that with its transmission event signal EVT_7 is outputed among the ELC6; Through responding its a dynamic control signal STR_7, port (PRT1) 19 output temperatures are represented data (S6).Likewise; When to ELC6 input EVT_2; Through initiating signal STR_8, DTC3 shows that with the next figure place on the RAM control data is sent to the PDBR of port (RPT2) 20, accomplishes synchronously making event signal EVT_9 output to ELC6 with its transmission; Through responding its a dynamic control signal STR_9, port (RPT2) 20 carry-out bit digital displays show control data (S7).The room temperature of step S6, S7 show control be carry out dynamic point with Figure 22 and long number illustrated in fig. 23 expose with demonstration control.
When SCI_1 receives the data of being sent by remote-control data, interrupt to the CPU2 request, it receives data and is stored in (S8) among the RAM.
According to above-mentioned aircondition; Through adopting INTC13 and ELC6 simultaneously; Obtain temperature data (transformation result data) from the output of sensor 103,104, generating the temperature video data, when the processing of the temperature data that generated, temperature video data is provided according to this temperature data; Can realize responding the parallelization of the processing of a plurality of incidents, to the high speed of the response of the generation of incident, and the burden of the CPU2 the during generation that can realize alleviating response events.Therefore, can improve the whole data-handling efficiency of aircondition.
In Figure 30, as the control system example of having used microcomputer 1 washing machine.Washing machine 120 comprises to be selected tube 121, brushless direct current motor (MTR) 122, a plurality of level sensor 123, console panel 124, display 125, the input switch 126 with key battle array (KYMTRX), fillup valve 128, draining valve 129 and covers 130.Above-mentioned microcomputer 1 is being installed on the console panel 124, is being used on sensor 123, connecting driver and the power circuit etc. of impact damper, the motor 122 of this microcomputer 1.
The summary of controlling based on the washing of washing machine 120 is following.Set wash conditions (wash time, have or not dehydration, have or not drying etc.) through switch 126.Microcomputer 1 is according to the content control washing state that sets.That is, when pressing washing beginning switch, begin washing control.At first, open water injection valve 128, when washing drum arrives predetermined water level, begin shut-off valve 128, the rotation that makes motor 122 begin to rotate drives.Up to through the schedule time, utilize motor 122 to carry out the action of just changeing, reversing of washing drum 121 repeatedly.Therebetween, in the excess time that shows on the display 125 till washing is accomplished.
In Figure 31, be the center with microcomputer 1, the details of its control system is shown.2 of port (PRT1) 19 and port (PRT2) 20 are used in dynamically lighting of display 125.The rotor rotation position signal (PSTD) of 3 input motors 122 of port (PRT2) 20.The drive signal (SPND) of port (PRT3) 21 input motors 122.Port (PRT4) 22 is used for output and the input of key input data (KYIPT) of key scanning data (KYSCN) of the key battle array of input switch 126.As stated, microcomputer 1 also has event link controller 6 except that interruptable controller 13.Incident control information (ECI_1) 30_2 shown in Figure 31 is the information that is used to event signal that washs control and the relation that plays dynamic control signal that has defined washing machine, for example in power-on-reset is handled, carries out initial setting by CPU2 etc.
In Figure 32, example according to the input control sequence of incident control information 30_2.According to the initial setting of CPU2, timer 17 produces event signal EVT_11 with the interval of 5 milliseconds (mSec).
Input control roughly is divided into Interrupt Process with CPU2 to be the processing at center and to be the processing at center with the event link based on ELC6.
When to EVC6 input EVT_11; Through initiating signal STR_11; DTC3 is sent to the key scanning data PDBR of PRT4; Synchronously make event signal EVT_14 output to ELC6 with its transmission, through responding its a dynamic control signal STR_14, PRT4 outputs to input media 126 (S11) with the key scanning data.In addition, the response input changes, and PRT4 outputs to ELC6 with event signal EVT_15, and through responding its a dynamic control signal STR_15, DTC3 is sent to (S12) among the RAM4 with the key input data of PRT4.DTC3 outputs to ELC6 with event signal EVT_16 after transmitting completion, respond this signal, and ELC6 has passed through dynamic control signal STR_16 to interrupt to interruptable controller 13 requests.This interruption of INTC13 response is sent look-at-me IRQ to CPU2, and beginning is according to the Interrupt Process of the reason of correspondence.In the Interrupt Process at this moment, set the mode of operation (S13) of washing machine according to being stored in key input data among the RAM4.Washing machine is started working according to the mode of operation that sets.
In Figure 33, example when having specified the washing machine mode of operation according to the control sequence of control of the pattern of incident control information 302 and demonstration excess time.According to the initial setting of CPU2, timer 17 produces event signal EVT_12 with the interval of 10 milliseconds (mSec), with the interval generation event signal EVT_13 of 3 milliseconds (mSec).
Response is input to the variation of the rotor rotation position signal (PSTD) among the PRT2, and PRT2 is input to ELC6 with event signal EVT_17, and through responding its a dynamic control signal STR_17, DTC3 is sent to (S14) among the RAM4 with the rotor rotation position signal of PRT4.And then DTC3 outputs to ELC6 with event signal EVT_18 after transmitting completion, respond this signal, and ELC6 has passed through dynamic control signal STR_18 to interrupt to interruptable controller 13 requests.This interruption of INTC13 response is sent look-at-me IRQ to CPU2, and beginning is according to the Interrupt Process of the essential factor of correspondence.In the Interrupt Process at this moment, the rotor rotation position signal (PSTD) according to being stored among the RAM4 calculates next motor drive signal (SPND), and is stored among the PDBR of PRT3.And then, according to the count value that has begun through the timer 17 of time action, calculate from the excess time of washing beginning till washing is accomplished, with data storage excess time (S15) in RAM4.When having accomplished the predetermined interrupt processing, the processing of CPU2 turns back to the processing before this Interrupt Process.
When to ELC6 input EVT_12, through responding its a dynamic control signal STR_12, PRT3_21 outputs to motor 122 (S16) with the motor drive signal (SPND) of PDBR.
On the other hand; When to ELC6 input EVT_12; Through initiating signal STR_12, DTC3 is sent to the PDBR of port (PRT1) 19 with data excess time on the RAM, with its transmission event signal EVT_19 is outputed among the ELC6; Through responding its a dynamic control signal STR_19, port (PRT1) 19 output data excess time (S17).When to ELC6 input EVT_13; Through initiating signal STR_13; DTC3 shows that with the next figure place on the RAM control data is sent to the PDBR of port (RPT2) 20; Synchronously make event signal EVT_20 output to ELC6 with its transmission completion, through responding its a dynamic control signal STR_20, port (RPT2) 20 carry-out bit digital displays show control data (S18).Show excess time of step S17, S18 control be carry out dynamic point with Figure 22 and long number illustrated in fig. 23 expose with demonstration control.
According to above-mentioned washing machine; Through adopting INTC13 and ELC6 simultaneously; Obtain the rotor position detection signal, generate next direct motor drive data, provide the direct motor drive data that generated, excess time during video data in processing according to this signal; Can realize responding the parallelization of the processing of a plurality of incidents, to the high speed of the response of the generation of incident, and the burden of the CPU2 the during generation that can realize alleviating response events.Therefore, can improve the whole data-handling efficiency of washing machine.Through adopting INTC13 and ELC6 simultaneously, can improve the data-handling efficiency of key input control.
More than, according to the clear specifically invention of accomplishing by the inventor of embodiment, but the invention is not restricted to this, in the scope that does not exceed its purport, can carry out various changes certainly.
For example, be not limited to microcomputer, also can use microprocessor, data processor etc.
For example, can suitably change the content etc. of action of kind, response starting indication of incident of bus structure, the circuit module output of kind, the microcomputer of circuit module.
Claims (8)
1. control system comprises sensor, accepts the output of the sensor and carry out the data processor of data processing and the Be Controlled circuit that operation is controlled based on the output of above-mentioned data processor,
Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit,
Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal,
Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit,
Above-mentioned the 3rd internal circuit comprises timer, A/D converter, RAM, data transfer control circuit and external interface circuit,
Above-mentioned timer is exported first event signal and second event signal with different time intervals respectively, and above-mentioned A/D converter is exported the 3rd event signal when A/D converts, and above-mentioned data transfer control circuit is exported the 4th event signal when data transmission is accomplished,
Above-mentioned event link controller; Respond first event signal and export and be used to make A/D converter the output signal from the sensor to be carried out the dynamic control signal that rises of A/D conversion; Respond above-mentioned the 3rd event signal and export and be used to make data transfer control circuit the transformation result of A/D converter to be transferred to the dynamic control signal that rises of RAM; Respond the 4th event signal and to interruptable controller output be used for to central processing unit indication used the transformation result data on the RAM control data generation and the storage of this control data on RAM play dynamic control signal; And output be used to make data transfer control circuit on external interface circuit transmission RAM control data and make the dynamic control signal that rises of control data that external interface circuit comes to above-mentioned Be Controlled circuit output transmission, respond above-mentioned second event signal and export be used to make above-mentioned data transfer control circuit on external interface circuit transmission RAM the transformation result data and make the dynamic control signal that rises of transformation result data that external interface circuit comes to above-mentioned Be Controlled circuit output transmission.
2. control system according to claim 1 is characterized in that:
Above-mentioned Be Controlled circuit is with the display device and the controller that use above-mentioned transformation result data of first control data as video data.
3. control system according to claim 2 is characterized in that:
The sensor is a temperature sensor, and first control data is the temperature video data, and the transformation result data are to measure temperature data.
4. control system according to claim 3 is characterized in that:
The said temperature sensor is the temperature sensor of indoor apparatus of air conditioner and the temperature sensor of heat exchanger, and the temperature video data is the temperature video data of room temperature, and above-mentioned measurement temperature data is provided for the controller of the driving data that is used to generate air-conditioner outdoor unit.
5. control system comprises sensor, accepts the output of the sensor and carry out the data processor of data processing and based on the output of above-mentioned data processor and the Be Controlled circuit that is controlled that moves,
Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit,
Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal,
Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit,
Above-mentioned the 3rd internal circuit comprises timer, RAM, data transfer control circuit and external interface circuit,
Above-mentioned timer is exported first event signal and second event signal with different time intervals respectively; The said external interface circuit is exported the 3rd event signal when accomplishing from the data input of the outside of above-mentioned data processor; Above-mentioned data transfer control circuit is exported the 4th event signal when data transmission is accomplished
Above-mentioned event link controller; Respond the 3rd event signal and be used to make data transfer control circuit will be input to the dynamic control signal of data storage on RAM of external interface circuit from sensor to the output of event link controller; Generation and this first control data that responds the 4th event signal and be used to indicate first control data that has used the data on the RAM to interruptable controller output to the transmission of external interface circuit and be used to indicate the count value of having utilized timer second control data generation and this storage of second control data on RAM play dynamic control signal; Respond first event signal and export be used to make data transfer control circuit with second control data transmission to the external interface circuit on the RAM and make transmit the dynamic control signal that rises that second control data exports the Be Controlled circuit to, respond second event signal and export and be used to make first control data that is transferred to external interface circuit to output to the dynamic control signal that rises of Be Controlled circuit.
6. control system according to claim 5 is characterized in that:
Above-mentioned Be Controlled circuit is as the display device of video data with the driving circuit of above-mentioned second control data as driving data with above-mentioned first control data.
7. control system according to claim 6 is characterized in that:
Data on the above-mentioned RAM are anglec of rotation data of motor, and above-mentioned first control data is the cumulative time data, and above-mentioned second control data is the motor-driven data.
8. control system comprises key input apparatus, accepts the output of above-mentioned key input apparatus and carry out the data processor of data processing and based on the output of above-mentioned data processor and the Be Controlled circuit that is controlled that moves,
Above-mentioned data processor comprises first internal circuit, second internal circuit and a plurality of the 3rd internal circuit that is used for exectorial central processing unit, accepts the control of above-mentioned central processing unit,
Above-mentioned first internal circuit is response by above-mentioned second internal circuit or event signal that above-mentioned the 3rd internal circuit provided and to the interruptable controller of above-mentioned central processing unit output interrupt request singal,
Above-mentioned second internal circuit be response by above-mentioned first internal circuit or event signal that above-mentioned the 3rd internal circuit provided and output needle to the event link controller that plays dynamic control signal of other above-mentioned the 3rd internal circuit,
Above-mentioned the 3rd internal circuit comprises timer, RAM, data transfer control circuit and external interface circuit,
Above-mentioned timer is exported first event signal at interval with preset time; The said external interface circuit is exported second event signal when accomplishing from the data input of the outside of above-mentioned data processor; Above-mentioned data transfer control circuit is exported the 3rd event signal when data transmission is accomplished
Above-mentioned event link controller; Respond first event signal and export be used to make data transfer control circuit with the key scanning data transmission to external interface circuit and make external interface circuit will transmit the dynamic control signal that rises that the key scanning data of coming output to key input apparatus; Respond second event signal and export and be used to make data transfer control circuit that the key input data of external interface circuit is transferred to the dynamic control signal that rises of RAM, respond the 3rd event signal and export the key input data that is used to make central processing unit use RAM and judge the input data and make the said external interface circuit result of determination outputed to the dynamic control signal that rises of Be Controlled circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110381951.4A CN102591822B (en) | 2007-03-08 | 2008-03-10 | Data processor |
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007058574 | 2007-03-08 | ||
| JP2007-058574 | 2007-03-08 | ||
| JP2007058574 | 2007-03-08 | ||
| JP2008014397A JP4994254B2 (en) | 2007-03-08 | 2008-01-25 | Data processor and control system |
| JP2008014397 | 2008-01-25 | ||
| JP2008-014397 | 2008-01-25 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110381951.4A Division CN102591822B (en) | 2007-03-08 | 2008-03-10 | Data processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101261609A CN101261609A (en) | 2008-09-10 |
| CN101261609B true CN101261609B (en) | 2012-08-22 |
Family
ID=39962073
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110381951.4A Active CN102591822B (en) | 2007-03-08 | 2008-03-10 | Data processor |
| CN2008100837260A Active CN101261609B (en) | 2007-03-08 | 2008-03-10 | Data processor and control system |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110381951.4A Active CN102591822B (en) | 2007-03-08 | 2008-03-10 | Data processor |
Country Status (2)
| Country | Link |
|---|---|
| JP (4) | JP4994254B2 (en) |
| CN (2) | CN102591822B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6008745B2 (en) * | 2013-01-15 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | Data processing device |
| JP5977209B2 (en) * | 2013-07-18 | 2016-08-24 | 日本電信電話株式会社 | State machine circuit |
| JP2015132894A (en) * | 2014-01-09 | 2015-07-23 | カシオ計算機株式会社 | Micro controller device and operation control method of the same |
| US10127095B2 (en) * | 2015-11-04 | 2018-11-13 | Quanta Computer Inc. | Seamless automatic recovery of a switch device |
| JP2018106583A (en) | 2016-12-28 | 2018-07-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
| FR3066843B1 (en) * | 2017-05-24 | 2020-06-19 | Thales | DIGITAL PROCESSING DEVICE WITH HIGH INPUT / OUTPUT CONNECTIVITY AND FLOW RATE ON BOARD A SPATIAL PLATFORM AND SPLIT IN MUTUALLY INTERCONNECTED AND REMOTE PROCESSING ISLANDS AT THE PLATFORM SCALE |
| JP7104314B2 (en) * | 2018-06-28 | 2022-07-21 | ミツミ電機株式会社 | Semiconductor integrated circuit equipment for electronic control and electronic control equipment for gas stoves |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5493656A (en) * | 1989-09-11 | 1996-02-20 | Hitachi, Ltd. | Microcomputer with dynamic bus controls |
| US5930488A (en) * | 1993-11-08 | 1999-07-27 | Hitachi, Ltd. | Semiconductor integrated circuit device with a central processing unit, a data transfer controller and a memory storing data transfer parameters |
| US6218971B1 (en) * | 1999-05-17 | 2001-04-17 | Teac Corporation | Multichannel digital mixer designed for cascade connection, and a cascade connection of two such mixers |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05307617A (en) * | 1992-04-28 | 1993-11-19 | Mitsubishi Electric Corp | Semiconductor device |
| US5634045A (en) * | 1995-11-13 | 1997-05-27 | Motorola, Inc. | Integrated circuit input/output processor having improved timer capability |
| DE19955776C1 (en) * | 1999-11-19 | 2001-07-19 | Infineon Technologies Ag | Multitasking processor system |
| SE524606C2 (en) * | 2002-09-20 | 2004-08-31 | Saab Ab | A digital signal processor that is event controlled |
| JP4370109B2 (en) * | 2003-03-06 | 2009-11-25 | パナソニック株式会社 | Processor power control method |
| JP4163025B2 (en) * | 2003-03-19 | 2008-10-08 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit and microcomputer |
| JP3936694B2 (en) * | 2003-11-17 | 2007-06-27 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device and data transfer method for semiconductor integrated circuit device |
-
2008
- 2008-01-25 JP JP2008014397A patent/JP4994254B2/en active Active
- 2008-03-10 CN CN201110381951.4A patent/CN102591822B/en active Active
- 2008-03-10 CN CN2008100837260A patent/CN101261609B/en active Active
-
2012
- 2012-05-08 JP JP2012106487A patent/JP5502933B2/en active Active
-
2014
- 2014-03-13 JP JP2014050049A patent/JP5717896B2/en active Active
-
2015
- 2015-03-17 JP JP2015053230A patent/JP2015111469A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5493656A (en) * | 1989-09-11 | 1996-02-20 | Hitachi, Ltd. | Microcomputer with dynamic bus controls |
| US5930488A (en) * | 1993-11-08 | 1999-07-27 | Hitachi, Ltd. | Semiconductor integrated circuit device with a central processing unit, a data transfer controller and a memory storing data transfer parameters |
| US6218971B1 (en) * | 1999-05-17 | 2001-04-17 | Teac Corporation | Multichannel digital mixer designed for cascade connection, and a cascade connection of two such mixers |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2012168978A (en) | 2012-09-06 |
| CN102591822B (en) | 2015-12-16 |
| JP4994254B2 (en) | 2012-08-08 |
| CN101261609A (en) | 2008-09-10 |
| CN102591822A (en) | 2012-07-18 |
| JP2015111469A (en) | 2015-06-18 |
| JP5502933B2 (en) | 2014-05-28 |
| JP2014132490A (en) | 2014-07-17 |
| JP5717896B2 (en) | 2015-05-13 |
| JP2008250987A (en) | 2008-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101261609B (en) | Data processor and control system | |
| US10324875B2 (en) | Data processor and control system | |
| US4365294A (en) | Modular terminal system using a common bus | |
| CN101702144B (en) | Control device and control method of DMA controller | |
| KR19990071464A (en) | Solid-State Data Processor with General-Purpose Multi-Source Interrupt Configuration | |
| EP0328450A3 (en) | Direct memory access controller | |
| CN1220119C (en) | Programmable controller | |
| US5649096A (en) | Bus request error detection | |
| JPH06230806A (en) | Remote i/o system for programmable controller | |
| US4514673A (en) | Stepper motor controller | |
| JP2000028128A (en) | Soot blower controller | |
| JP2861514B2 (en) | Two-wire signal transmission device | |
| JPH05257852A (en) | Process data processing system and processing method | |
| JP2003255918A (en) | Display device | |
| JPS6375434A (en) | Air-conditioning system | |
| JP2543611B2 (en) | Data input / output control device | |
| JPH0934828A (en) | Dma data transfer control system | |
| CN101714061A (en) | Microcomputer, system including the same, and data transfer device | |
| JPH10268927A (en) | Numerical control system | |
| JPH03152338A (en) | Operation control device for air conditioner | |
| JPS61175836A (en) | Information processing system | |
| CN101266567A (en) | Status display system | |
| JPH0310352A (en) | Channel device availability checking device | |
| JPH0635310B2 (en) | Elevator signal device | |
| JPH02293963A (en) | Vital information processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: RENESAS ELECTRONICS CO., LTD. Free format text: FORMER OWNER: RENESAS TECHNOLOGY CORP. Effective date: 20100925 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20100925 Address after: Kanagawa Applicant after: Renesas Electronics Corporation Address before: Tokyo, Japan, Japan Applicant before: Renesas Technology Corp. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP02 | Change in the address of a patent holder | ||
| CP02 | Change in the address of a patent holder |
Address after: Tokyo, Japan, Japan Patentee after: Renesas Electronics Corporation Address before: Kanagawa Patentee before: Renesas Electronics Corporation |