CN101266567A - Status display system - Google Patents
Status display system Download PDFInfo
- Publication number
- CN101266567A CN101266567A CNA2008100995048A CN200810099504A CN101266567A CN 101266567 A CN101266567 A CN 101266567A CN A2008100995048 A CNA2008100995048 A CN A2008100995048A CN 200810099504 A CN200810099504 A CN 200810099504A CN 101266567 A CN101266567 A CN 101266567A
- Authority
- CN
- China
- Prior art keywords
- status
- processing unit
- display system
- signal
- display device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a state displaying system, comprising: a mother board with a CPU and multiple circuits, and the circuit can generate multiple state signals; a microcontroller connecting with the circuits; a display device connecting to the microcontroller. Wherein, after the state signals processed by the microcontroller, the processed state signals is sent to the display device to display, instead of through the CPU. The advantage of the invention is that the CPU is not needed to do any process, the operate state of the computer system is learnt without any influence to the performance of the computer system.
Description
Technical field
The present invention relates to a kind of status display system, and particularly relate to a kind of status display system that is applied on the motherboard.
Background technology
As everyone knows, in order to allow computer system represent optimum efficiency, motherboard manufacturer now can allow the user adjust operating voltage and operating clock pulse voluntarily, just superpressure of so-called motherboard (overvolatge) or overclocking (overclocking).Perhaps, the user also the adjustable gauge rotating speed of calculating radiator fan in the machine system improve the efficient of computer system.And in order to learn whether computer system can operate in selected operating voltage of user and operating clock pulse, one hardware monitor (hardware monitor) can be provided on the motherboard of computer system, and this hardware monitor generally is to utilize the low super input-output device of pin number (low pin count super I/O) to realize.
Please refer to Fig. 1, it is shown to be condition checkout gear on the known motherboard.One central processing unit (CPU) 110, a north bridge chips (north bridge are arranged on the motherboard 100, NB) 120, one South Bridge chip (south bridge, SB) 130, one storer (memory) 140, graphic process unit (graphic processingunit, GPU) 150.Wherein, north bridge chips 120 is connected to central processing unit 100, South Bridge chip 130, storer 140, graphic process unit 150.
With central processing unit 110 is example, the core voltage of central processing unit 110 (Vcore) is by a voltage regulator module (voltage regulating module, VRM) 104 provide, and the core clock pulse (CLKcore) of central processing unit 110 is to be provided by 106 of time clock generators (clock generator).The user can utilize Basic Input or Output System (BIOS) (BIOS) to control voltage regulator module 104 and then adjust core voltage (Vcore).In like manner, the user also can utilize Basic Input or Output System (BIOS) (BIOS) to control gate generator 106 and then adjust core clock pulse (CLKcore).Perhaps, motherboard manufacturer also can provide electric voltage frequency to adjust application program (application program in addition, AP), allow the user can under operating system, utilize electric voltage frequency to adjust application program, carry out the adjustment of core voltage (Vcore) and core clock pulse (CLKcore).In general, gate generator (clock generator) 106 also can be exported a core clock pulse reference voltage (CLKcore reference voltage, Vr), this core clock pulse reference voltage (Vr) is proportional to the frequency of core clock pulse (CLKcore).For example, the frequency of core clock pulse (CLKcore) is high more, and core clock pulse reference voltage (Vr) is high more, and vice versa.
Moreover, the central processing unit 110 central processing unit fan 102 of can arranging in pairs or groups usually, when central processing unit during in heavy duty (heavy load), the rotating speed that can heighten central processing unit fan 102 is to improve radiating efficiency; Otherwise, when central processing unit 110 when underloading (light load), can turn down the rotating speed of central processing unit fan 102.And central processing unit fan 102 can also be exported the actual speed that a tach signal (Rfan) is represented fan.Moreover, near central processing unit 110, also have a temperature detecting unit 108, for example thermistor (thermistor) can detect the temperature of central processing unit 110 and a central processor temperature signal (Tcpu) is provided.
And comprise also on the motherboard 100 that a hardware monitor 160 is controlled by South Bridge chip 130, and be connected to voltage regulator module 104, gate generator 106, central processing unit fan 102, temperature detecting unit 108.That is to say, after hardware observation circuit 160 can receive core voltage (Vcore), core clock pulse reference voltage (Vr), tach signal (Rfan), central processor temperature signal (Tcpu), offer central processing unit 110 and actual core voltage (Vcore), core clock pulsed frequency, central processing unit rotation speed of the fan and central processor temperature in the computer system are shown on the screen of computer system.
In like manner, operating voltage on north bridge chips 120, South Bridge chip 130, storer 140, the graphic process unit 150, operating frequency, operating temperature, rotation speed of the fan relevant information can offer hardware monitor 160, and hardware monitor 160 also further offers central processing unit 110 and be shown in the screen of computer system.And the hardware monitor 160 above-mentioned signal that receives promptly is referred to as status signal (statesignal).
In general, when the user need learn the mode of operation of computer system, the user must carry out a mode of operation application program under operating system.At this moment, central processing unit 110 sends one and requires (request), via north bridge chips 120, South Bridge chip 130, arrival hardware monitor 160.And hardware monitor 160 provides a response (response) according to this requirement, and this response promptly is that status signal is passed to central processing unit 110, and central processing unit 110 promptly can show the mode of operation of computer system.Perhaps, enter the BIOS picture and capture status signal.
Clearly, when the user carried out a mode of operation application program under the computer system normal running, performance of computer systems was bound to reduce inevitably.If the computer system operation state of learning that the user need continue, then performance of computer systems can be had a greatly reduced quality.
Summary of the invention
The present invention proposes a kind of status display system, comprising: a motherboard comprise a central processing unit and a plurality of circuit, and above-mentioned circuit can produce a plurality of status signals; One microcontroller connects above-mentioned circuit; And a display device is connected to microcontroller; Wherein, behind microcontroller treatment state signal, can deliver to display device and show, and handle without central processing unit.
The invention has the advantages that without central processing unit and do any processing, do not influencing the mode of operation that to learn computer system under the performance of computer systems fully.
In order further to understand feature of the present invention and technology contents, see also following about detailed description of the present invention and accompanying drawing, yet accompanying drawing only provide with reference to and explanation, be not to be used for the present invention is limited.
Description of drawings
Shown in Figure 1ly go out to be the condition checkout gear on the known motherboard.
First embodiment that goes out for the status display system on the motherboard of the present invention shown in Figure 2.
Second embodiment that goes out for the status display system on the motherboard of the present invention shown in Figure 3.
Wherein, description of reference numerals is as follows:
100 motherboards, 110 central processing units
102 central processing unit fans, 104 voltage regulator modules
106 gate generators, 108 temperature detecting units
120 north bridge chips, 130 South Bridge chips
140 storeies, 150 graphic process unit
160 hardware monitors
200 motherboards, 210 central processing units
202 central processing unit fans, 204 voltage regulator modules
206 gate generators, 208 temperature detecting units
220 north bridge chips, 230 South Bridge chips
240 storeies, 250 graphic process unit
260 microcontrollers, 262 signal processing units
264 display processing units, 270,280 small size display device
285 control knobs
Embodiment
Please refer to Fig. 2, its shown first embodiment for the status display system on the motherboard of the present invention.One central processing unit 210, a north bridge chips 220, a South Bridge chip 230, a storer 240, graphic process unit 250 are arranged on the motherboard 200.Wherein, north bridge chips 220 is connected to central processing unit 210, South Bridge chip 230, storer 240, graphic process unit 250.
With central processing unit 210 is example, and the core voltage of central processing unit 210 (Vcore) is provided by a voltage regulator module 204, and the core clock pulse (CLKcore) of central processing unit 210 is provided by a time clock generator 206.The user can utilize Basic Input or Output System (BIOS) (BIOS) to control voltage regulator module 204 and then adjust core voltage (Vcore).In like manner, the user also can utilize Basic Input or Output System (BIOS) (BIOS) to control gate generator 206 and then adjust core clock pulse (CLKcore).Perhaps, motherboard manufacturer also can provide electric voltage frequency to adjust application program (application program in addition, AP), allow the user can under operating system, utilize electric voltage frequency to adjust the adjustment that application program is carried out core voltage (Vcore) and core clock pulse (CLKcore).In general, gate generator 206 also can be exported a core clock pulse reference voltage (Vr), and this core clock pulse reference voltage (Vr) is proportional with the frequency of core clock pulse (CLKcore).For example, the frequency of core clock pulse (CLKcore) is high more, and core clock pulse reference voltage (Vr) is high more, and vice versa.
Moreover, the central processing unit 210 central processing unit fan 202 of can arranging in pairs or groups usually, when central processing unit 210 during in heavy duty (heavy load), the rotating speed that can heighten central processing unit fan 202 is to improve radiating efficiency; Otherwise, when central processing unit 210 when underloading (light load), can turn down the rotating speed of central processing unit fan 202.And central processing unit fan 202 can also be exported the actual speed that a tach signal (Rfan) is represented fan.Moreover, near central processing unit 210, also have a temperature detecting unit 208, for example thermistor (thermistor) can detect the temperature of central processing unit 210 and a central processor temperature signal (Tcpu) is provided.
Moreover, one microcontroller (microcontroller) 260 is provided on motherboard 200, comprise a signal processing unit 262 and a display processing unit 264 in this microcontroller 260, this signal processing unit 262 is connected to voltage regulator module 204, gate generator 206, central processing unit fan 202, temperature detecting unit 208.That is to say, microcontroller 260 utilizes signal processing unit 262 that status signal is converted into a shows signal after can receiving core voltage (Vcore), core clock pulse reference voltage (Vr), tach signal (Rfan), central processor temperature signal (Tcpu).Moreover display processing unit 264 can be connected to a small size display device (small scale display device) 270, makes display processing unit 264 shows signal can be presented on the small size display device 270.According to the first embodiment of the present invention, microcontroller 260 also can receive central processing unit 210, north bridge chips 220, South Bridge chip 230, storer 240, graphic process unit 250 corresponding status signals simultaneously.Wherein, described a plurality of status signals are to detect central processing unit 210, north bridge chips 220, South Bridge chip 230, storer 240 or graphic process unit 250 to produce, for example the tach signal of the temperature signal of foregoing circuit or other fans.Moreover shows signal can make this small size display device periodically show the mode of operation of all devices.For example, small size display device 270 can show Vcore=1.2V, and the user can learn core voltage according to the displaying contents of small size display device 270.
Please refer to Fig. 3, its shown second embodiment for the status display system on the motherboard of the present invention.Compared to first embodiment, a plurality of control knobs 285 are arranged, and the user can utilize control knob 285 and then control the mode of operation that microcontroller 260 shows arbitrary device on small size display device 280.
Clearly, microcontroller of the present invention is not to be controlled by central processing unit, therefore, can not have influence on performance of computer systems during microcontroller display operation state yet.That is to say that the present invention can not influence the mode of operation that can learn computer system under the performance of computer systems fully.Moreover embodiment provided by the present invention places on the motherboard small size display device then outside motherboard microcontroller.Yet the present invention does not limit microcontroller and puts position with the small size display device.That is to say that microcontroller and small size display device can design Chengdu and be positioned on the motherboard or all outside motherboard.
In sum; though the present invention discloses as above with preferred embodiment; yet it is not in order to limit the present invention; any those skilled in the art; without departing from the spirit and scope of the present invention; when can doing various changes and modification, so protection scope of the present invention is as the criterion when looking appended the scope that claim defined.
Claims (12)
1. status display system comprises:
One motherboard comprises a central processing unit and a plurality of circuit, and described a plurality of circuit can produce a plurality of status signals;
One microcontroller connects described a plurality of circuit; And
One display device is connected to this microcontroller;
Wherein, after this microcontroller is handled described a plurality of status signal, deliver to this display device and show, and handle without this central processing unit.
2. status display system as claimed in claim 1, wherein this microcontroller comprises:
One signal processing unit is in order to be converted into a plurality of shows signal with described a plurality of status signals; And
One display processing unit receives described a plurality of shows signal, and exports described a plurality of shows signal to this display device and show.
3. status display system as claimed in claim 1, wherein this display device periodically shows described a plurality of status signal.
4. status display system as claimed in claim 1, wherein this display device also comprises a control knob, controls this microprocessor and exports described a plurality of status signal, makes this display device export arbitrary status signal.
5. status display system as claimed in claim 1, wherein said a plurality of status signals comprise a core voltage of this central processing unit.
6. status display system as claimed in claim 1, wherein said a plurality of status signals comprise a core clock pulse reference voltage, and this core clock pulse reference voltage is proportional to a core clock pulsed frequency of this central processing unit.
7. status display system as claimed in claim 1, wherein said a plurality of status signals comprise a tach signal of fan output.
8. status display system as claimed in claim 1, wherein said a plurality of status signals comprise a temperature signal of temperature detecting unit output.
9. status display system as claimed in claim 1, wherein this microcontroller and this display device are positioned at outside this motherboard.
10. status display system as claimed in claim 1, wherein this microcontroller is positioned on this motherboard, and this display device is positioned at outside this motherboard.
11. status display system as claimed in claim 1, wherein this microcontroller and display device all are positioned on this motherboard.
12. status display system as claimed in claim 1, wherein this motherboard also comprises a north bridge chips, a South Bridge chip, a storer and a graphic process unit, and described a plurality of circuit produces described a plurality of status signal, is to detect this north bridge chips, this South Bridge chip, this storer or this graphic process unit to produce.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100995048A CN101266567A (en) | 2008-05-09 | 2008-05-09 | Status display system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2008100995048A CN101266567A (en) | 2008-05-09 | 2008-05-09 | Status display system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101266567A true CN101266567A (en) | 2008-09-17 |
Family
ID=39988993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2008100995048A Pending CN101266567A (en) | 2008-05-09 | 2008-05-09 | Status display system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101266567A (en) |
-
2008
- 2008-05-09 CN CNA2008100995048A patent/CN101266567A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20120068985A1 (en) | Chip and computer system | |
| US8355257B2 (en) | Computer system | |
| US20110119424A1 (en) | Server management system | |
| TWI671638B (en) | Bus system | |
| US7761192B2 (en) | Complex signal processing system and related method for controlling multiple fans | |
| US10509750B2 (en) | System and method for controlling multi-function pins in management controller stack | |
| US20080177912A1 (en) | Semiconductor integrated circuit and data processing system | |
| CN103729319A (en) | Equipment system based on serial bus and data transmission method | |
| US20090276613A1 (en) | Method of sharing basic input output system, and blade server and computer using the same | |
| US20120098841A1 (en) | Shared Video Management Subsystem | |
| CN107463224B (en) | Display card expansion board and host and computing equipment applying same | |
| US8897705B2 (en) | Data transmitting system and data transmitting method | |
| US20170116137A1 (en) | Universal controller to support remote monitoring of system and/or machine health | |
| US7315905B2 (en) | Software controlled hard reset of mastering IPS | |
| CN101266567A (en) | Status display system | |
| US9984015B2 (en) | Computing system control | |
| US8973837B2 (en) | Electronic card | |
| US20220327086A1 (en) | Bus system | |
| US10522092B2 (en) | Electronic paper display apparatus and driving method thereof | |
| US20090282174A1 (en) | Status signal displaying system | |
| US20130154798A1 (en) | Electronic device and display method | |
| US5940607A (en) | Device and method for automatically selecting a central processing unit driving frequency | |
| CN112286476A (en) | Dual-BMC management system of mainboard | |
| CN102012881B (en) | Bus monitor-based system chip bus priority dynamic configuration device | |
| US9237065B2 (en) | Chip and computer system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20080917 |