CN101176262A - 使用不同等性无关和不同等性相关的已编码向量的nb/mb编码装置和方法 - Google Patents
使用不同等性无关和不同等性相关的已编码向量的nb/mb编码装置和方法 Download PDFInfo
- Publication number
- CN101176262A CN101176262A CNA200680016634XA CN200680016634A CN101176262A CN 101176262 A CN101176262 A CN 101176262A CN A200680016634X A CNA200680016634X A CN A200680016634XA CN 200680016634 A CN200680016634 A CN 200680016634A CN 101176262 A CN101176262 A CN 101176262A
- Authority
- CN
- China
- Prior art keywords
- vectors
- binary character
- source data
- encoded vectors
- encoded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/02—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word
- H03M7/04—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word the radix thereof being two
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Dc Digital Transmission (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/140,778 | 2005-05-31 | ||
| US11/140,778 US7292161B2 (en) | 2005-05-31 | 2005-05-31 | NB/MB coding apparatus and method using both disparity independent and disparity dependent encoded vectors |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101176262A true CN101176262A (zh) | 2008-05-07 |
Family
ID=37462677
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA200680016634XA Pending CN101176262A (zh) | 2005-05-31 | 2006-05-25 | 使用不同等性无关和不同等性相关的已编码向量的nb/mb编码装置和方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7292161B2 (enExample) |
| EP (1) | EP1886409A4 (enExample) |
| JP (1) | JP4456650B2 (enExample) |
| CN (1) | CN101176262A (enExample) |
| TW (1) | TWI357727B (enExample) |
| WO (1) | WO2006130467A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102780495A (zh) * | 2012-08-23 | 2012-11-14 | 苏州大学 | 一种数据编码及解码方法 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8201071B2 (en) * | 2006-11-15 | 2012-06-12 | Qimonda Ag | Information transmission and reception |
| US7405679B1 (en) | 2007-01-30 | 2008-07-29 | International Business Machines Corporation | Techniques for 9B10B and 7B8B coding and decoding |
| JP5409196B2 (ja) * | 2009-08-26 | 2014-02-05 | 株式会社シグリード | 符号化方法および復号方法 |
| JP5657242B2 (ja) | 2009-12-09 | 2015-01-21 | 株式会社東芝 | 半導体装置及びメモリシステム |
| US8260992B2 (en) * | 2010-04-12 | 2012-09-04 | Advanced Micro Devices, Inc. | Reducing simultaneous switching outputs using data bus inversion signaling |
| DE112012003389A5 (de) * | 2011-08-16 | 2014-04-30 | Silicon Line Gmbh | Schaltungsanordnung und Verfahren zum Kodieren und/oder Dekodieren |
| FR3025681B1 (fr) * | 2014-09-09 | 2018-03-02 | Stmicroelectronics (Grenoble 2) Sas | Procedes de transmission et de reception d'un signal serie et dispositifs correspondants |
| US10333549B1 (en) * | 2017-03-08 | 2019-06-25 | iDensify LLC | System and components for encoding integers |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57195308A (en) * | 1981-05-26 | 1982-12-01 | Sony Corp | Block coding method |
| US4486739A (en) * | 1982-06-30 | 1984-12-04 | International Business Machines Corporation | Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code |
| US4598326A (en) * | 1983-10-18 | 1986-07-01 | Honeywell Inc. | Digital recording apparatus with disparity reducing encoder |
| EP0537407B1 (en) * | 1991-10-14 | 1996-04-17 | International Business Machines Corporation | Flexible encoding method and architecture for high-speed data transmission and storage |
| US5387911A (en) * | 1992-02-21 | 1995-02-07 | Gleichert; Marc C. | Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver |
| US5784387A (en) * | 1994-10-31 | 1998-07-21 | International Business Machines Corporation | Method for detecting start-of-frame, end of frame and idle words in a data stream |
| US5699062A (en) * | 1995-02-01 | 1997-12-16 | International Business Machines Corporation | Transmission code having local parity |
| US5825824A (en) * | 1995-10-05 | 1998-10-20 | Silicon Image, Inc. | DC-balanced and transition-controlled encoding method and apparatus |
| US5974464A (en) * | 1995-10-06 | 1999-10-26 | Silicon Image, Inc. | System for high speed serial video signal transmission using DC-balanced coding |
| US6351501B1 (en) * | 1998-06-29 | 2002-02-26 | National Semiconductro Corporation | Apparatus and method for providing direct current balanced code |
| US6496540B1 (en) * | 1998-07-22 | 2002-12-17 | International Business Machines Corporation | Transformation of parallel interface into coded format with preservation of baud-rate |
| US6225924B1 (en) * | 1998-12-22 | 2001-05-01 | International Business Machines Corporation | Transmission coding method and device |
| US6574731B1 (en) * | 1999-03-05 | 2003-06-03 | Hewlett-Packard Company | Transmitting data words |
| US6198413B1 (en) * | 1999-07-01 | 2001-03-06 | International Business Machines Corporation | Partitioned DC balanced (0,6) 16B/18B transmission code with error correction |
| KR100336496B1 (ko) * | 1999-08-20 | 2002-05-15 | 오길록 | 무직류, 최소대역폭특성을 갖는 선로부호의 설계방법 및 부호화/복호화 장치 |
| EP1163672A1 (en) * | 2000-01-07 | 2001-12-19 | Koninklijke Philips Electronics N.V. | Method of converting a stream of databits of a binary information signal into a stream of databits of a constrained binary channel signal, device for encoding, signal comprising a stream of databits of a constrained binary channel signal, record carrier and device for decoding |
| US6429794B1 (en) * | 2000-06-30 | 2002-08-06 | International Business Machines Corporation | Format converter |
| US6304196B1 (en) * | 2000-10-19 | 2001-10-16 | Integrated Device Technology, Inc. | Disparity and transition density control system and method |
| US6501396B1 (en) * | 2001-03-30 | 2002-12-31 | Xilinx, Inc. | Scalable physical coding sublayer (PCS) and 8B/10B encoder |
| US6977599B2 (en) * | 2001-05-08 | 2005-12-20 | International Business Machines Corporation | 8B/10B encoding and decoding for high speed applications |
| US6614369B1 (en) * | 2002-03-05 | 2003-09-02 | International Business Machines Corporation | DC balanced 7B/8B, 9B/10B, and partitioned DC balanced 12B/14B, 17B/20B, and 16B/18B transmission codes |
| US6978416B2 (en) * | 2002-12-19 | 2005-12-20 | International Business Machines Corporation | Error correction with low latency for bus structures |
| US6911921B2 (en) * | 2003-09-19 | 2005-06-28 | International Business Machines Corporation | 5B/6B-T, 3B/4B-T and partitioned 8B/10B-T and 10B/12B transmission codes, and their implementation for high operating rates |
| US6876315B1 (en) * | 2004-03-12 | 2005-04-05 | International Business Machines Corporation | DC-balanced 6B/8B transmission code with local parity |
-
2005
- 2005-05-31 US US11/140,778 patent/US7292161B2/en not_active Expired - Fee Related
-
2006
- 2006-05-25 WO PCT/US2006/020442 patent/WO2006130467A1/en not_active Ceased
- 2006-05-25 JP JP2008514714A patent/JP4456650B2/ja not_active Expired - Fee Related
- 2006-05-25 TW TW095118651A patent/TWI357727B/zh not_active IP Right Cessation
- 2006-05-25 EP EP06771290A patent/EP1886409A4/en not_active Ceased
- 2006-05-25 CN CNA200680016634XA patent/CN101176262A/zh active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102780495A (zh) * | 2012-08-23 | 2012-11-14 | 苏州大学 | 一种数据编码及解码方法 |
| CN102780495B (zh) * | 2012-08-23 | 2015-02-04 | 苏州大学 | 一种数据编码及解码方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP4456650B2 (ja) | 2010-04-28 |
| EP1886409A4 (en) | 2008-08-13 |
| US7292161B2 (en) | 2007-11-06 |
| TW200715719A (en) | 2007-04-16 |
| JP2008543223A (ja) | 2008-11-27 |
| EP1886409A1 (en) | 2008-02-13 |
| US20060267810A1 (en) | 2006-11-30 |
| WO2006130467A1 (en) | 2006-12-07 |
| TWI357727B (en) | 2012-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kohavi et al. | Switching and finite automata theory | |
| US6977599B2 (en) | 8B/10B encoding and decoding for high speed applications | |
| US9235798B2 (en) | Methods and systems for handling data received by a state machine engine | |
| US7583209B1 (en) | System and method for signaling on a bus using forbidden pattern free codes | |
| KR100449963B1 (ko) | 가산 회로 및 이를 구비한 승산 회로 | |
| US9647688B1 (en) | System and method of encoding in a serializer/deserializer | |
| US10949290B2 (en) | Validation of a symbol response memory | |
| US11321049B2 (en) | Fast binary counters based on symmetric stacking and methods for same | |
| CN101176262A (zh) | 使用不同等性无关和不同等性相关的已编码向量的nb/mb编码装置和方法 | |
| Zhang et al. | Large scale classification in deep neural network with label mapping | |
| US8230314B1 (en) | Universal parity decoder | |
| Strzyz et al. | Bracketing encodings for 2-planar dependency parsing | |
| CN115664899A (zh) | 一种基于图神经网络的信道解码方法及系统 | |
| KR20230049537A (ko) | 머신러닝 오류 정정 코드 컨트롤러 | |
| Diekert et al. | Solutions of twisted word equations, EDT0L languages, and context-free groups | |
| JP7210729B2 (ja) | 逐次除去リスト復号器に対するハードウエア複雑度低減技術 | |
| Boo et al. | A VLSI architecture for arithmetic coding of multilevel images | |
| CN101336416B (zh) | 奇偶生成电路、奇偶生成电路用构成电路、信息处理装置以及编码器 | |
| Sasao et al. | Classification functions for handwritten digit recognition | |
| CN1726645B (zh) | 用于数据压缩的电路、方法和设备 | |
| Claesson et al. | Partition and composition matrices | |
| Bohossian et al. | Shortening array codes and the perfect 1-Factorization conjecture | |
| JP2608600B2 (ja) | 2つの数の和のパリティビットの計算装置 | |
| JP2822928B2 (ja) | Crc符号演算方法および回路 | |
| CN118868974A (zh) | 一种8b/10b并行译码和极性检错系统 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Open date: 20080507 |